PDF預(yù)覽

• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• 11
• 12
• 13
• 14
• 15
• 16
• 17
• 18
• 19
• 20
• 21
• 22
• 23
• 24
• 25
• 26
• 27
• 28
• 29
• 30
• 31
• 32
• 33
• 34
• 35
• 36
• 37
• 38
• 39
• 40
• 41
• 42
• 43
• 44
• 45
• 46
• 47
• 48
• 49
• 50
• 51
• 52
• 53
• 54
• 55
• 56
• 57
• 58
• 59
• 60
• 61
• 62
• 63
• 64
• 65
• 66
• 67
• 68
• 69
• 70
• 71
• 72
• 73
• 74
• 75
• 76
• 77
• 78
• 79
• 80
• 81
• 82
• 83
• 84
• 85
• 86
• 87
• 88
• 89
• 90
• 91
• 92
• 93
• 94
• 95
• 96
• 97
• 98
• 99
• 100
• 101
• 102
• 103
• 104
• 105
• 106
• 107
• 108
• 109
• 110
• 111
• 112
• 113
• 114
• 115
• 116
• 117
• 118
• 119
• 120
• 121
• 122
• 123
• 124
• 125
• 126
• 127
• 128
• 129
• 130
• 131
• 132
• 133
• 134
• 135
• 136
• 137
• 138
• 139
• 140
• 141
• 142
• 143
• 144
• 145
• 146
• 147
• 148
• 149
• 150
• 151
• 152
• 153
• 154
• 155
• 156
• 157
• 158
• 159
• 160
• 161
• 162
• 163
• 164
• 165
• 166
• 167
• 168
• 169
• 170
• 171
• 172
• 173
• 174

Preliminary Data Sheet

August 18, 2003

TAAD08JU2

T1/E1/J1 ATM Processor, Versions 2.1 and 3.1

1 Features

s

s

System-on-a-chip integrated circuit supports low-

speed ATM access for next-generation wireless

base transmission station (BTS), base station con-

troller (BSC), node-B, radio network controller

(RNC), and remote access concentrator (RAC)

applications.

IC provides an integrated octal framer that sup-

ports T1/E1/J1 formats.

Supports inverse multiplexing for ATM (IMA) over

selected group and link mappings ranging from

four two-link groups up to one eight-link group per

ATM Forum AF-PHY-0086.001.

Integrates an ATM adaptation layer 2 (AAL2) seg-

mentation and reassembly (SAR) function for sup-

port of low-speed data or voice traffic per ITU

I.363.2.

Provides AAL5 SAR functionality per ITU I.363.5.

Provides quality of service (QoS) connection iden-

tifier (CID) multiplexing per ITU I.366.1.

Enables ATM layer user network interface (UNI) or

IMA mode, selectable on a per-link basis for flexi-

ble transport of delay critical voice and data traffic.

Guarantees QoS for a variety of traffic types

(including delay-sensitive voice, real-time data,

non-real-time data, and signaling information)

through an advanced hierarchical three-level prior-

ity scheduler and per-VC queueing.

Supports 2032 bidirectional AAL2 CIDs.

Supports 2032 bidirectional high-speed data con-

nections or virtual circuits (VCs) via embedded

context memory; filters control cells and accepts

control cells via a host microprocessor interface.

On-board memory is used for connection manage-

ment and queue data storage. No external memory

is needed.

s

Software package includes the following:

鈥?Device manager source code (C-based device

manager ready-to-use with host RTOS).

鈥?Setup file utility to provision TAAD08JU2.

鈥?Firmware for embedded controller (executable

binary).

鈥?API reference manual available for device man-

ager software.

Designed in 0.16 碌m, low-power CMOS

technology.

s

s

2 Physical

s

s

s

3.3 V digital I/O compatibility; 1.5 V core power

520 enhanced ball-grid array (EBGA) package

鈥?0

o

C to +85

o

C temperature range

s

s

s

3 Standards

ITU I.363.2, ITU I.363.5, ITU I.366.1, ITU I.366.2,

ITU I.432, ITU I.361, ITU I.371, ITU G.703, ITU

G.704, ITU G.804, ITU G.732, ITU G.706, ITU I.610,

ITU G.775, ITU G.733, ITU G.735, ITU G.965,

ITU O.162,

ANSI

廬

T1.403,

ANSI

T1.231,

ATM Forum AF-PHY-0086.001

ATM Forum AF-PHY-0039.000

ATM Forum AF-TM-0121.000

ETS 300.417-1-1

s

s

s

s

s

next

TAAD08JU2相關(guān)型號PDF文件下載

• 型號
  版本
  描述
  廠商
  下載
• TAAD08JU2
  英文版
  T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
  AGERE
  TAAD08JU2
• TAAD08JU2
  英文版
  T1/E1/J1 ATM Processor, Versions 2.1 and 3.1
  AGERE [Age...
  TAAD08JU2

您可能感興趣的PDF文件資料

• TAAD08JU2
• TAAD08JU2

熱門IC型號推薦

• TS272CDT
• TLE6287GP
• TC4052BFT
• TPS77028DBVR
• TC74HC157AF
• TLV2772CDGKR
• TSB41AB2PAP
• TPS65051RSMR
• TLC2262CPWR
• TPS71712DCKR
• TLC27M2CDR
• TC74HC4066AFT