音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

T7121 Datasheet

  • T7121

  • T7121 HDLC Interface for ISDN

  • 652.89KB

  • 68頁

  • AGERE

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Features
s
Description
The T7121 HDLC Interface for ISDN (HIFI-64) con-
nects serial communications links carrying HDLC bit-
synchronous data frames to 8-bit microcomputer sys-
tems. There is an optional transparent mode of oper-
ation in which no HDLC processing is performed on
user data. The device communicates with the system
microprocessor as a memory-mapped peripheral and
is controlled by reading and writing 19 internal regis-
ters. The chip can be instructed to interrupt the
microprocessor when it detects certain events requir-
ing microprocessor attention. The HDLC transmitter
and receiver are each buffered with 64-byte, 鏗乺st-in-
鏗乺st-out (FIFO) memory storage. The 64-byte buffer
depth reduces the number of status polls or inter-
rupts to be processed by the microprocessor, improv-
ing overall system ef鏗乧iency. The major blocks are
the microprocessor interface, transmit and receive
FIFO memory buffers, HDLC processor, and a con-
centration highway interface (see Figure 1). The
T7121 device is available in a 28-pin, plastic DIP or a
28-pin, plastic, small-outline, J-lead (SOJ) package
for surface mounting.
Low-cost device for B-channel (64 kbits/s) or
D-channel (16 kbits/s) data transport.
Optional transparent mode鈥攏o HDLC framing is
performed.
Frame sync (FS) allows a slot-select feature to
access an individual time slot in any TDM data
stream (e.g., Lucent Technologies Microelectronics
Group Concentration Highway Interface [CHI] or
subset).
Bit-masking option allows effective data rates of 8,
16, 24, 32, 40, 48, and 56 kbits/s.
Maximum data rate up to 4.096 MHz.
Serial data-transfer pins for direct connection to the
Lucent ISDN line transceiver T7250C.
Supports IOM2, K2, GCI, and SLD interface.
Parallel microprocessor interface with either multi-
plexed or demultiplexed address and data lines for
easy interface with any microprocessor.
Single interrupt output signal with seven maskable
interrupt conditions.
Programmable interrupt modes.
Memory-mapped read and write registers.
TTL/CMOS compatible input/output.
3-state output pins to assist system diagnostics.
Low-power 1.25
碌m
CMOS:
鈥?30 mW typical operation at 12 MHz.
鈥?5 mW standby mode (typical).
HDLC transceiver:
鈥?Stand-alone HDLC framing operation.
鈥?64-byte FIFO in both transmit and receive direc-
tions.
鈥?Supports block-move instruction.
鈥?Multiple frames allowed in FIFO.
鈥?Programmable FIFO full- and empty-level inter-
rupt.
s
s
s
s
s
s
s
s
s
s
s
s
s
s

T7121相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！