音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

T35L3232B-4T Datasheet

  • T35L3232B-4T

  • 32K x 32 SRAM

  • 19頁(yè)

  • TMT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

tm
TE
CH
Preliminary T35L3232B
SYNCHRONOUS
BURST SRAM
FEATURES
隆E
FT
pin for user configurable pipeline or
flow-through operation.
隆E
Fast Access times:
- Pipeline 鈥?3.8 / 4 / 4.5 ns
- Flow-through 鈥?9 / 10 / 11ns
隆ESingle
3.3V +0.3V/-0.165V power supply
隆ECommon
data inputs and data outputs
隆EIndividual
BYTE WRITE ENABLE and
GLOBAL WRITE control
隆E
Three chip enables for depth expansion and
address pipelining
隆E
Clock-controlled and registered address, data
I/Os and control signals
隆EInternally
self-timed WRITE CYCLE
隆EBurst
control pins ( interleaved or linear burst
sequence)
隆EHigh
30pF output drive capability at rated
access time
隆ESNOOZE
MODE for reduced power standby
隆E
Burst Sequence :
- Interleaved (MODE=NC or VCC)
- Linear
(MODE=GND)
32K x 32 SRAM
Pipeline and Flow-Through Burst Mode
GENERAL DESCRIPTION
The Taiwan Memory Technology Synchronous
Burst RAM family employs high-speed, low power
CMOS design using advanced triple-layer polysilicon,
double-layer metal technology. Each memory cell
consists of four transistors and two high valued resistors.
The T35L3232B SRAM integrates 32,768 x 32
bits SRAM cells with advanced synchronous peripheral
circuitry and a 2-bit counter for internal burst operation.
All synchronous inputs are gated by registers controlled
by a positive-edge-triggered clock input (CLK). The
synchronous inputs include all addresses, all data inputs,
address-pipelining
chip enable (
CE
), depth-
expansion chip enables (
CE2
and CE2), burst control
inputs (
ADSC
,
ADSP
, and
ADV
), write enables
(
BW1
,
BW2
,
BW3
,
BW4
, and
BWE
), and
global write (
GW
).
Asynchronous inputs include the output enable
(
OE
), Snooze enable (ZZ) and burst mode control
(MODE). The data outputs (Q), enabled by
OE
, are
also asynchronous.
Addresses and chip enables are registered with
either address status processor (
ADSP
) or address
status controller (
ADSC
) input pins. Subsequent burst
addresses can be internally generated as controlled by
-3.8
3.8ns
6.6ns
9ns
10.5ns
-4
4ns
7.5ns
10ns
15ns
-4.5
4.5ns
8.5ns
11ns
15ns
the burst advance pin (
ADV
).
Address and write controls are registered on-chip
to initiate self-timed WRITE cycle. WRITE cycles
can be one to four bytes wide as controlled by the write
control inputs. Individual byte write
allows individual byte to be written.
OPTIONS
MARKING
Access
Pipeline
time
3-1-1-1
Cycle
time
Access
Flow-
time
through
Cycle
2-1-1-1
time
Package
100-pin QFP
100-pin TQFP
Q
T
Pkg.
Q
T
BW1
controls
BW2
controls DQ9-DQ16.
BW3
DQ1-DQ8.
controls DQ17-DQ 24.
BW4
controls DQ25-DQ32.
BW1
,
BW2
,
BW3
, and
BW4
can be active only
with
BWE
being LOW.
GW
being LOW causes
all bytes to be written.
WRITE pass-through
capability allows written data available at the output for
the immediately next READ cycle. This device also
incorporates pipelined enable circuit for easy depth
expansion without penalizing system performance.
Part Number Examples
PART NO.
T35L3232B-3.8Q
T35L3232B-4T
Taiwan Memory Technology, Inc. reserves the right
to change products or specifications without notice.
P. 1
Publication Date: FEB. 2000
Revision:0.A

T35L3232B-4T相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！