SY89202U
Precision 1:8 LVPECL Fanout Buffer with
Three 梅1/梅2/梅4 Clock Divider Output Banks
General Description
The SY89202U is a precision, high-speed,
integrated clock divider LVPECL fanout buffer
capable of handling clocks up to 1.5GHz. Optimized
for communications applications, the three
independently controlled output banks are phase
matched and can be configured for pass-through
(梅1),
梅2
or
梅4
divide ratios.
The differential input includes Micrel鈥檚 unique, 3-pin
input termination architecture that allows the user to
interface to any AC- or DC-coupled signal as small
as 100mV (200mV
pp
) without any level shifting or
termination resistor networks in the signal path. The
low skew, low jitter outputs are 800mV, 100k
compatible LVPECL, with extremely fast rise/fall
times guaranteed to be less than 220ps.
The EN (enable) input guarantees that the
梅1, 梅2
and
梅4
outputs will start from the same state without
any runt pulse after an asynchronous MR (master
reset) is asserted. This is accomplished by enabling
the outputs after a four-clock delay to allow the
counters to synchronize.
廬
The SY89202U is part of Micrel鈥檚 Precision Edge
product family.
All support documentation can be found at Micrel鈥檚
web site at:
www.micrel.com
Precision Edge
廬
Features
鈥?/div>
Three low-skew LVPECL output banks with
programmable 梅1, 梅2 and 梅4 divider options
鈥?/div>
Three independently programmable output banks
鈥?/div>
Guaranteed AC performance over temp and
voltage:
鈥?>1.5GHz clock frequency (f
MAX
)
鈥?<930ps In-to-Out t
pd
鈥?<220ps t
r
/t
f
鈥?/div>
Ultra-low jitter design:
鈥?<1ps
RMS
random jitter (RJ)
鈥?<10ps
PP
total jitter (clock)
鈥?/div>
Internal input termination
鈥?/div>
Patent-pending input termination and VT pin
accepts DC-coupled and AC-coupled inputs (CML,
PECL, LVDS)
鈥?/div>
800mV LVPECL output swing
鈥?/div>
CMOS/TTL-compatible output enable (EN) and
divider select control
鈥?/div>
Power supply 2.5V +5% or 3.3V +10%
o
o
鈥?/div>
鈥?0 C to +85 C industrial temperature range
廬
鈥?/div>
Available in 32-pin MLF package
Applications
鈥?/div>
All SONET/SDH channel select applications
鈥?/div>
All Fibre Channel multi-channel select applications
鈥?/div>
All Gigabit Ethernet multi-channel select
Applications
Markets
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
LAN/WAN
Enterprise servers
ATE
Test and measurement
Precision Edge is a registered trademark of Micrel, Inc.
MicroLeadFrame
and MLF are registered trademarks of Amkor Technology.
June 2006
M9999-061206-B
hbwhelp@micrel.com
or (408) 955-1690
SY89202UMGTR相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
3.3V / 5V 2.5 GHZ PECL/ECL DIFFERENTIAL RECEIVER/BUFFER
-
英文版
3.3V / 5V 2.5 GHZ PECL/ECL DIFFERENTIAL RECEIVER/BUFFER
MICREL [Mi...
-
英文版
5V/3.3V DUAL PHASE LOCKED LOOP
-
英文版
5V/3.3V DUAL PHASE LOCKED LOOP
MICREL [Mi...
-
英文版
Frequency Synthesizer - Datasheet Reference
-
英文版
DUAL SONET OC-12 CLOCK SYNTHESIZER
-
英文版
DUAL SONET OC-12 CLOCK SYNTHESIZER
MICREL [Mi...
-
英文版
SONET OC-12/OC-3 CLOCK SYNTHESIZER
-
英文版
SONET OC-12/OC-3 CLOCK SYNTHESIZER
MICREL [Mi...
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER 25MHz to 400MHz
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER 25MHz to 400MHz
MICREL [Mi...
-
英文版
PROGRAMMABLE FREQUENCY SYNTHESIZER 25MHz to 400MHz
MICREL [Mi...
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz)
-
英文版
5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (50MHz to 950MHz)
MICREL [Mi...
-
英文版
3.3V 1:9 HIGH-PERFORMANCE, LOW-VOLTAGE BUS CLOCK DRIVER
-
英文版
3.3V 1:9 HIGH-PERFORMANCE, LOW-VOLTAGE BUS CLOCK DRIVER
MICREL [Mi...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
MICREL [Mi...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
-
英文版
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 I...
MICREL [Mi...
MICREL
1
2
3
4
5
6
7
8
9
10
11
12
13
