鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E193
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E193 are error detection and correction
(EDAC) circuits designed for use in new, high- performance
ECL systems. The E193 generates hamming parity codes
on an 8-bit word as shown in the block diagram. The P
5
output gives the parity of the whole word. PGEN provides
word parity after Odd/Even parity control and gating with
the BPAR input. PGEN also feeds into a 1-bit shiftable
register for use as part of a scan ring.
The combinatorial part of the device generates the same
code pattern as the Motorola MC10193.
Used in conjunction with 12-bit parity generators, such
as the E160, a SECDED (single error correction, double
error detection) error system can be designed for a multiple
of an 8-bit word.
PIN CONFIGURATION
S-IN
SHIFT
EN
HOLD
V
CCO
PGEN
PIN NAMES
Pin
B
0
鈥揃
7
BPAR
Function
Check Bit Inputs
Check Bit Parity Input
Even/Odd Parity Select
Parity Enable
Syndrome Hold Input
Syndrome Bit Input
Syndrome Bit Shift
Clock Input
Parity Output
Parity Generate Output
Parity Error Output
V
CC
to Output
CLK
25 24 23 22 21 20 19
EV/OD
18
17
EV/OD
BPAR
B
0
V
EE
B
1
B
2
B
3
26
27
28
1
2
3
4
5
6
7
8
9
10 11
PARERR
PARERR
V
CC
P
5
V
CCO
P
4
P
3
EN
HOLD
S-IN
SHIFT
CLK
P
1
鈥揚
5
PGEN
PARERR/PARERR
V
CCO
TOP VIEW
PLCC
J28-1
16
15
14
13
12
V
CCO
P
1
P
2
B
4
B
5
B
6
B
7
Rev.: C
Amendment: /1
1
Issue Date: February, 1998