725ps max. D to output
鈩?/div>
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E171
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E171 offer three 4:1 multiplexers with
differential outputs, designed for use in new, high-
performance ECL systems. The leading 4-bit multiplexer
operation is organized pairwise, with each pair being a 2-
bit multiplexer. Separate select (SEL
1A
, SEL
1B
) controls
are provided within each pair. The SEL
1A
and SEL
1B
signals control the leading multiplexers, while the SEL
2
signal controls the output multiplexer. The three select
signals can be used to determine which of the four data
inputs will be propagated to the corresponding outputs.
BLOCK DIAGRAM
D
0a
D
0b
2:1
MUX
SEL
PIN CONFIGURATION
V
CCO
D
1b
D
1a
D
0c
D
0d
2:1
MUX
SEL
2:1
MUX
SEL
Q
0
25 24 23 22 21 20 19
Q
0
SEL
1A
SEL
1B
SEL
2
V
EE
NC
NC
D
1c
D
2d
D
2c
D
2b
D
2a
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
16
Q
2
Q
2
V
CC
Q
1
Q
1
V
CCO
Q
0
D
1a
D
1b
2:1
MUX
SEL
TOP VIEW
PLCC
J28-1
15
14
13
12
D
1d
D
0a
D
0b
D
0c
D
0d
D
1d
D
2a
D
2b
2:1
MUX
SEL
D
2c
D
2d
SEL
1A
SEL
1B
SEL
2
2:1
MUX
SEL
2:1
MUX
SEL
Q
2
Q
2
PIN NAMES
Pin
D
0x
鈥揇
2x
SEL
1A
, SEL
1B
SEL
2
Q
0
鈥換
2
Q
0
鈥換
2
V
CCO
Function
Data Inputs
First-stage Select Inputs
Second-stage Select Input
True Output
Inverted Output
V
CC
to Output
V
CCO
Q
0
Rev.: C
D
1c
2:1
MUX
SEL
2:1
MUX
SEL
Q
1
Q
1
Amendment: /1
1
Issue Date: February, 1998