TTL-to-DIFFERENTIAL
ECL TRANSLATOR
SY100ELT24
FEATURES
s
500ps typical propagation delay
s
Differential ECL output
s
PNP TTL input for minimal loading
s
Flow-through pinouts
s
Available in 8-pin SOIC package
DESCRIPTION
The SY100ELT24 is a TTL-to-differential ECL
translator. Because ECL levels are used, a +5V, 鈥?.2V
(or 鈥?.5V) and ground are required. The small outline 8-
lead SOIC package and the single gate of the ELT24
makes it ideal for those applications where performance,
space and low power are at a premium.
PIN CONFIGURATION/BLOCK DIAGRAM
PIN NAMES
Pin
Function
Differential ECL Output
TTL Input
Positive Supply
Negative Supply
Ground
V
EE
D
NC
NC
1
2
TTL
ECL
8
7
6
5
V
CC
Q
Q
GND
Q, Q
D
V
CC
V
EE
3
4
GND
SOIC
TOP VIEW
Rev.: A
Amendment: /0
1
Issue Date: November 1999