音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

SY100EL15LZCTR Datasheet

  • SY100EL15LZCTR

  • 3.3V 1:4 CLOCK DISTRIBUTION

  • 4頁(yè)

  • MICREL   MICREL

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

Micrel
Synergy鈩?High-Speed Products
3.3V 1:4 CLOCK
DISTRIBUTION
DESCRIPTION
ClockWorks鈩?/div>
SY100EL15L
ClockWorks鈩?/div>
SY100EL15L
FEATURES
s
3.3V power supply
s
50ps output-to-output skew
s
Low power
s
Synchronous enable/disable
s
Multiplexed clock input
s
75K
鈩?/div>
internal input pull-down resistors
s
ESD protection of 2000V
s
Available in 16-pin SOIC package
PIN CONFIGURATION/BLOCK DIAGRAM
V
CC
16
EN SCLK CLK CLK V
BB
15
14
13
1
D
Q
0
12
11
SEL V
EE
10
9
1
Q
0
2
Q
0
3
Q
1
4
Q
1
5
Q
2
6
Q
2
7
Q
3
8
The SY100EL15L is a low skew 1:4 clock distribution
IC designed explicitly for low skew clock distribution
applications. The device can be driven by either a
differential or single-ended ECL or, if positive power
supplies are used, PECL input signal. If a single-ended
input is to be used the V
BB
output should be connected
to the CLK input and bypassed to ground via a 0.01碌F
capacitor. The V
BB
output is designed to act as the
switching reference for the input of the EL15 under single-
ended input conditions. As a result, this pin can only
source/sink up to 0.5mA of current.
The EL15 features a multiplexed clock input to allow
for the distribution of a lower speed scan or test clock
along with the high speed system clock. When LOW (or
left open and pulled LOW by the input pull-down resistor)
the SEL pin will select the differential clock input.
The common enable (EN) is synchronous so that the
outputs will only be enabled/disabled when they are
already in the LOW state. This avoids any chance of
generating a runt clock pulse when the device is enabled/
disabled as can happen with an asynchronous control.
The internal flip flop is clocked on the falling edge of the
input clock, therefore all associated specification limits
are referenced to the negative edge of the clock input.
When both differential inputs are left open, CLK input
will pull down to V
EE
and CLK input will bias around
V
CC
/2.
Q
3
SOIC
TOP VIEW
PIN NAMES
Pin
CLK
SCLK
EN
SEL
V
BB
Q
0-3
Function
Differential Clock Inputs
Synchronous Clock Input
Synchronous Enable
Clock Select Input
Reference Output
Differential Clock Outputs
TRUTH TABLE
CLK
L
H
X
X
X
SCLK
X
X
L
H
X
SEL
L
L
H
H
X
EN
L
L
L
L
H
Q
L
H
L
H
L*
* On next negative transition of CLK or SCLK
漏 1999 Micrel
Rev.: A
Amendment: /0
1
Issue Date: December 1999

SY100EL15LZCTR相關(guān)型號(hào)PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!