廬
STPC CONSUMER
PC Compatible Embeded Microprocessor
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
POWERFUL X86 PROCESSOR
64-BIT BUS ARCHITECTURE
64-BIT DRAM CONTROLLER
SVGA GRAPHICS CONTROLLER
UMA ARCHITECTURE
VIDEO SCALER
DIGITAL PAL/NTSC ENCODER
VIDEO INPUT PORT
CRT CONTROLLER
135MHz RAMDAC
3 LINE FLICKER FILTER
SCAN CONVERTER
PCI MASTER / SLAVE / ARBITER CTRL
ISA MASTER/SLAVE INTERFACE
IDE CONTROLLER
DMA CONTROLLER
INTERRUPT CONTROLLER
TIMER / COUNTERS
POWER MANAGEMENT
PCI
m/s
PBGA388
Figure 1. Logic Diagram
ISA BUS
x86
Core
Host I/F
ISA
m/s
IPC
STPC CONSUMER OVERVIEW
The STPC Consumer integrates a standard 5th
generation x86 core, a DRAM controller, a graph-
ics subsystem, a video pipeline and support logic
including PCI, ISA and IDE controllers to provide a
single Consumer orientated PC compatible sub-
system on a single device.
The device is based on a tightly coupled Unified
Memory Architecture (UMA), sharing the same
memory array between the CPU main memory
and the graphics and video frame buffers.
Extra facilities are implemented to handle video
streams. Features include smooth scaling and
color space conversion of the video input stream
and mixing with graphics data. The chip also in-
cludes a built-in digital TV encoder and anti-flicker
filters that allow stable, high-quality display on
standard PAL or NTSC television sets without ad-
ditional components.
The STPC Consumer is packaged in a 388 Plastic
Ball Grid Array (PBGA).
EIDE
EIDE
PCI
m/s
VIP
PCI BUS
CCIR Input
TV Output
D igital
PAL/
NTSC
AntiFlicker
C olor Space
C onverter
Video
pipeline
2D
SVGA
Color
Key
Chroma
Key
H W C ursor
Monitor
CRTC
DRAM
CTRL
SYNC Output
8/2/00
Issue 1.2
1/51