STP2000QFP
July 1997
Master I/O
DATA SHEET
D
ESCRIPTION
The STP2000 Master I/O Controller is an integrated SBus master device with built-in standard I/O capabili-
ties for general purpose computing or embedded applications. The STP2000 directly interfaces the CPU
through the system bus, SBus, to three major I/O channels for peripherals. The I/O channels include SCSI-II,
ethernet and a parallel port. Together, with the STP2001 Slave I/O Controller, it provides a complete I/O
subsystem.
The STP2000 SBus interface is a 32-bit interface that supports both DMA and slave modes. There is data buff-
ering and 鏗俹w control on each of the I/O channels. Each channel has access to the SBus through the controller
which is capable of DMA transfers of up to 32-byte bursts. The SBus slave port is used mostly for status and
control.
The STP2000 incorporates an ethernet controller, a Fast 8-bit SCSI-II controller, and a Centronics parallel port
controller in a single package. The SCSI-II channel directly drives external peripherals. The ethernet channel
can be connected to an external transceiver chip that supports twisted pair ethernet or AUI ethernet. The par-
allel port channel can be routed to external transceivers.
32-bit SBus Master I/O Controller
Features
鈥?Single-chip solution to standard SPARC DVMA devices
鈥?Compatible with microSPARC, SuperSPARC and any
SBus based system
鈥?Supports concurrent 10 MByte/sec SCSI transfers,
1.25 MByte/sec Ethernet transfers, and 4 MByte/sec
Parallel Port transfers
鈥?Direct master/slave SBus interface
鈥?JTAG internal and boundary SCAN logic
鈥?160-pin PQFP packaging
鈥?IC is also available from NCR Corp. (PN - NCR89C100)
Bene鏗乼s
鈥?Saves cost, power, board space, and weight
鈥?Standard low-cost solution
鈥?Improved system performance
鈥?Improved system performance
鈥?Improved chip and board level testability
鈥?Cost effective packaging
鈥?Second source
1
This Material Copyrighted by Its Respective Manufacturer