鈼?/div>
Timers/counters
Programmable PLL for CPU and system clocks
Two crystal oscillators: 32 kHz and 13/19.2 MHz
JTAG IEEE 1149.1 boundary scan
TFBGA 12 x 12 mm, 288 + 36 balls, 0.5 mm pitch
Multichannel DMA
controller
eSRAM
buffer
NAND/NOR Flash
controller
Secured
RAM/ROM
USB-OTG
Smart audio
accelerator
Smart video
accelerator
Camera interfaces
Color LCD controller
Display interface
Bridge
TV output
SD/SDIO/MMC
Bridge
DDR SDRAM
controller
Power
management
Timers
Icache
Dcache
Watchdog
RTC
ARM926EJ
System
controller
Interrupt
controller
FIrDA; I虜C
MSP
UART
SSP
GPIO
Modem interface
PLLs
Security toolbox
JTAG/trace
February 2005
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Rev. 1
1/5