STE2002
81 X 128 SINGLE CHIP LCD CONTROLLER / DRIVER
s
s
s
s
s
s
s
s
104 x 128 bits Display Data RAM
Programmable MUX rate
Programmable Frame Rate
X,Y Programmable Carriage Return
Dual Partial Display Mode
Row by Row Scrolling
Automatic data RAM Blanking procedure
Selectable Input Interface:
鈥?I
2
C Bus Fast and Hs-mode (read and write)
鈥?Parallel Interface (read and write)
鈥?Serial Interface (read and write)
Fully Integrated Oscillator requires no external
components
CMOS Compatible Inputs
Fully Integrated Configurable LCD bias voltage
generator with:
鈥?Selectable multiplication factor (up to 6
X
)
鈥?Effective sensing for High Precision Output
鈥?Eight selectable temperature compensation
coefficients
Designed for chip-on-glass (COG) applications
s
s
s
s
s
Low Power Consumption, suitable for battery
operated systems
Logic Supply Voltage range from 1.7 to 3.6V
High Voltage Generator Supply Voltage range
from 1.75 to 4.2V
Display Supply Voltage range from 4.5 to 11V
Backward Compatibility with STE2001
DESCRIPTION
The STE2002 is a low power CMOS LCD controller
driver. Designed to drive a 81 rows by 128 columns
graphic display, provides all necessary functions in a
single chip, including on-chip LCD supply and bias
voltages generators, resulting in a minimum of exter-
nals components and in a very low power consump-
tion. The STE2002 features three standard interfaces
(Serial, Parallel & I
2
C) for ease of interfacing with the
host mcontroller.
Type
Bumped Wafers
Bumped Dice on Waffle Pack
Ordering Number
STE2002DIE1
STE2002DIE2
s
s
s
s
Figure 1. Block Diagram
CO to C127
R0 to R80
ICON
OSC_IN
OSC_OUT
OSC
TIMING
GENERATOR
CLOCK
COLUMN
DRIVERS
ROW
DRIVERS
VLCDIN
BIAS VOLTAGE
GENERATOR
DATA
LATCHES
SHIFT
REGISTER
VLCDSENSE
VLCDOUT
HIGH VOLTAGE
GENERATOR
RES
VSSAUX
VDD1,2
V
SS
SEL1,2
RESET
104 x 128
RAM
SCROLL
LOGIC
TEST_1_14
TEST
DATA
REGISTER
INSTRUCTION
REGISTER
DISPLAY
CONTROL
LOGIC
ICON_MODE
EXT
BSY_FLG
SA1
I2CBUS
SOUT
PARALLEL
SERIAL
SAO
SCL
SDA_IN
SDA_OUT DB0 to DB7 E
R/W PD/C SCE
SDIN
SCLK
SD/C
September 2002
1/51