STE10/100A
PCI 10/100 ETHERNET CONTROLLER
WITH INTEGRATED PHY (3.3V)
1.0 DESCRIPTION
The STE10/100A is a high performance PCI Fast
Ethernet controller with integrated physical layer in-
terface for 10BASE-T and 100BASE-TX application.
It was designed with advanced CMOS technology to
provide glueless 32-bit bus master interface for PCI
bus, boot ROM interface, CSMA/CD protocol for Fast
Ethernet, as well as the physical media interface for
100BASE-TX of IEEE802.3u and 10BASE-T of
IEEE802.3. The auto-negotiation function is also
supported for speed and duplex detection.
The STE10/100A provides both half-duplex and full-
duplex operation, as well as support for full-duplex
flow control. It provides long FIFO buffers for trans-
mission and receiving, and early interrupt mecha-
nism to enhance performance. The STE10/100A also
supports ACPI and PCI compliant power manage-
ment function.
2.0 FEATURES
s
PQFP128 (14x20x2.7mm)
ORDERING NUMBER: STE10/100A
s
s
PCI bus interface Rev. 2.2 compliant
ACPI and PCI power management standard
compliant
Support PC99 wake on LAN
s
2.2 FIFO
s
Provides independent transmission and
receiving FIFOs, each 2k bytes long
Pre-fetches up to two transmit packets to
minimize inter frame gap (IFG) to 0.96us
Retransmits collided packet without reload from
host memory within 64 bytes.
Automatically retransmits FIFO under-run
packet with maximum drain threshold until 3rd
time retry failure without influencing the
registers and transmit threshold of next packet.
2.1 Industry standard
s
IEEE802.3u 100BASE-TX and IEEE802.3
10BASE-T compliant
Support for IEEE802.3x flow control
IEEE802.3u Auto-Negotiation support for
10BASE-T and 100BASE-TX
s
s
s
s
Figure 1. STE10/100A Block Diagram
July 2001
REVISION: A06
This is preliminary information about a product currently in development. Details are subject to change without notice.
1/67