鈻?/div>
High performance ARM926 MCU (up to 333MHz)
MCU memory organization
鈥?Cache: 16KByte instruction, 16KByte data
鈥?8KByte instruction TCM (tightly coupled memory)
鈥?8KByte data TCM
鈥?32KByte embedded ROM for boot
鈥?Two banks of 64KByte embedded SRAM
鈥?512Byte embedded SRAM for back-up
鈥?4GByte total linear address space
鈥?Memory extension through:
Flexible static memory controller-FSMC
(NOR/NAND Flash, CF/CF+, ROM, SRAM
support)
Mobile DDR/SDRAM controller:
16bit data @166MHz, 2 Chip Select,
512Kbit each
Interrupt
鈥?64-channel interrupt controller (VIC)
鈥?16-vectorized interrupts with 16
programmable priority Level
DMA
鈥?Two 8-channel double port system DMA
controllers
鈥?32 DMA request for each controller
鈥?Two external DMA requests are supported
32 channel high performance GPS correlation
embedded subsystem
Eight 32-bit free running timers/counters
Four 16-bit extended function timer (EFT) with
input capture/output compare and PWM
Real time clock (RTC)
Pulse width light modulator (PWL)
32-bit watchdog timer
Four autobaud UART with 64X8 transmit and 64x12
receive FIFO with DMA and hardware flow control
One IrDA(SIR/MIR/FIR) interface
Three I
2
C multi-master/slave interfaces
Two synchronous serial port (SSP) with 32x32
separate transmit and receive FIFO with
Motorola-SPI, National-MicroWire and Texas-
SSI support modes
LFBGA361 (16x16x1.4mm)
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Four multichannel serial ports (MSP) with 32x8
separate transmit and receive FIFO
Color LCD controller for STN,TFT or HR-TFT panels
USB 2.0 OTG high speed dual role controller
(ULPI interface)
USB full speed dual role controller with
integrated 1.1 physical layer transceiver
Two secure-digital multimedia memory card
Interface (SD/SDIO/MMC) up to 8 bit data
SPDIF input interface
C3 hardware Reed-Solomon decoder
Hardware sample rate converter (SaRaC)
Two controller area network (CAN)
Four 32-bit GPIO ports
JTAG based in-circuit emulator (ICE) with
embedded medium trace module
Typical working condition: V
dd
: 1.2 鹵10%V,
V
IO
: 1.8V
Overdrive: V
dd
: 1.4 鹵5%V, V
IO
: 1.8 鹵10%V,
2.5 鹵10%V
Bus frequency: 166 MHz (overdrive)
Bus/DDR frequency: 166 MHz
HCMOS 0.90碌m process
Package:
鈥?LFBGA16x16x1.4mm (19x19balls)
鈥?0.8mm ball pitch, (0.4mm ball)
鈥?Full array
Ambient temperature range: -40 / +85擄C
Device summary
Package
LFBGA361
Packing
Tray
Table 1.
Order code
STA2062
October 2007
Rev 2
1/5
www.st.com
5
For further information contact your local STMicroelectronics sales office.
STA2062相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Sirius SDARS channel, service & source decoder
-
英文版
1.2A 3 circuits Triac Array
-
英文版
1.2A 3 circuits Triac Array
SANKEN [Sa...
-
英文版
32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC...
-
英文版
32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC...
STMICROELECTRON...
-
英文版
REAL ONE CHIP SOLUTION FOR BOTH AUTONOMOUS AND HOST BASED GP...
-
英文版
REAL ONE CHIP SOLUTION FOR BOTH AUTONOMOUS AND HOST BASED GP...
ST
-
英文版
Teseo GPS Platform high-sensitivity baseband
-
英文版
IN VEHICLE NAVIGATION/TELEMATICS SYSTEM ON CHIP
-
英文版
Cartesio⑩ Infotainment application processor with embedded ...
-
英文版
-
英文版
Sirius Satellite Digital audio radio service Heterodyne tune...
-
英文版
1A 4 circuits Triac Array
-
英文版
1A 4 circuits Triac Array
SANKEN [Sa...
-
英文版
Bluetooth⑩ Baseband with integrated flash
-
英文版
32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC...
-
英文版
32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC...
STMICROELECTRON...
-
英文版
REAL ONE CHIP SOLUTION FOR BOTH AUTONOMOUS AND HOST BASED GP...
-
英文版
REAL ONE CHIP SOLUTION FOR BOTH AUTONOMOUS AND HOST BASED GP...
ST
-
英文版
Cartesio⑩ family infotainment application processor with em...
STMICROELECTRONICS
1
2
3
4
5
