音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

SST89C58 Datasheet

  • SST89C58

  • FlashFlex51 MCU

  • SST   SST

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

FlashFlex51 MCU
SST89C54 / SST89C58
Preliminary Specifications
FEATURES:
鈥?/div>
Multi-Purpose 8-bit 8051 Family Compatible
Microcontroller Unit (MCU) with Embedded
SuperFlash Memory
Fully Software and Development Toolset
Compatible as well as Pin-For-Pin Package
Compatible with Standard 8xC5x
Microcontrollers
256 Bytes Register/Data RAM
20/36 KByte Embedded High Performance
Flexible SuperFlash EEPROM
鈥?One 16/32 KByte block (128-Byte
sector size)
鈥?One 4 KByte block (64-Byte sector size)
鈥?Individual Block Security Lock with Softlock鈩?/div>
feature
鈥?87C5x Programmer Compatible
鈥?Concurrent Operation during In-Application
Programming鈩?IAP鈩?
鈥?Memory Re-Mapping for Interrupt Support
during IAP
Support External Address Range up to
64 KByte of Program and Data Memory
鈥?High Current Drive on Port 1 (5, 6, 7) pins
鈥?Three 16-bit Timer/Counter
鈥?Programmable Serial Port (UART)
鈥?Six Interrupt Sources at 2 Priority Levels
鈥?Selectable Watchdog Timer (WDT)
鈥?Four 8-bit I/O Ports (32 I/O Pins)
鈥?TTL- and CMOS-Compatible Logic Levels
鈥?Extended Power-Saving Modes
鈥?Idle Mode
鈥?Power Down Mode with External Interrupt
Wake-up
鈥?Standby (Stop Clock) Mode
鈥?High Speed Operation at 5 Volts (0 to 33MHz)
鈥?Low Voltage (2.7V) Operation (0 to 12MHz)
鈥?PDIP-40, PLCC-44 and TQFP-44 Packages
鈥?Temperature Ranges:
鈥?Commercial (0擄C to +70擄C)
鈥?Industrial (-40擄C to +85擄C)
via a standard 87C5x OTP EPROM programmer fitted
with a special adapter and firmware for SST89C54/58
devices. During the power-on reset, the SST89C54/58
can be configured as a master for source code storage
or as a slave to an external host for In-Application
Programming (IAP) operation. SST89C54/58 is de-
signed to be programmed 鈥淚n-System鈥?and 鈥淚n-Applica-
tion鈥?on the printed circuit board for maximum flexibility.
The device is pre-programmed with a sample bootstrap
loader in the memory (see Note 1), demonstrating the
initial user program code loading or subsequent user
code updating via the 鈥淚AP鈥?operation.
In addition to 20/36 KByte of SuperFlash EEPROM
program memory on-chip, the SST89C54/58 can ad-
dress up to 64 KByte of program memory external to the
chip. The SST89C54/58 have 256 x 8 bits of on-chip
RAM. Up to 64 KByte of external data memory (RAM)
can be addressed.
The highly reliable, patented SuperFlash technology and
memory cell architecture have a number of important
advantages for designing and manufacturing flash
EEPROMs, when compared with other approaches.
These advantages translate into significant cost and
reliability benefits for our customers.
Note 1: The sample bootstrap loader is for the user鈥檚 reference and
convenience only. SST does not guarantee the functionality
or the usefulness of the sample bootstrap loader. Chip-Erase
or Block-Erase operations will erase the pre-programmed
sample code.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
PRODUCT DESCRIPTION
SST89C54 and SST89C58 are members of the
FlashFlex51 family of 8-bit microcontrollers. The
FlashFlex51 family is a family of embedded
microcontroller products designed and manufactured on
the state-of-the-art SuperFlash CMOS semiconductor
process technology.
As a member of the FlashFlex51 controller family, the
SST89C54/58 uses the same powerful instruction set,
has the same architecture, and is pin-for-pin compatible
with standard 8xC5x microcontroller devices.
SST89C54/58 comes with 20/36 KByte of
integrated on-chip flash EEPROM program memory
using the patented and proprietary Silicon Storage
Technology, Inc. (SST) CMOS SuperFlash EEPROM
technology with the SST field enhancing tunneling
injector split-gate memory cells. The SuperFlash
memory is partitioned into 2 independent program
memory blocks. The primary SuperFlash Block 0 occu-
pies 16/32 KByte of internal program memory space and
the secondary SuperFlash Block 1 occupies 4 KByte of
SST89C54/58鈥檚 internal program memory space. The 4
KByte secondary SuperFlash block can be mapped to
the highest or lowest location of the 64 KByte address
space; it can also be hidden from the program counter
and used as an independent EEPROM-like data
memory. The flash memory blocks can be programmed
漏 2000 Silicon Storage Technology, Inc.
344-2 8/00
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. FlashFlex, In-Application Programming, IAP and SoftLock are
trademarks of Silicon Storage Technology, Inc. These specifications are subject to change without notice.
1

SST89C58相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！