鈥?/div>
Single 3.3 V
鹵
0.3 V Power Supply
Fast Access Time: 12/15 ns
Equal Address and Chip Enable Access Time
All Inputs and Outputs are TTL Compatible
Data Byte Control
Fully Static Operation
Power Operation: 250/240/230 mA Maximum, Active AC
Commercial and Standard Industrial Temperature Option: 鈥?40 to + 85擄C
BLOCK DIAGRAM
G
OUTPUT
ENABLE
BUFFER
9
A
18
ADDRESS
BUFFERS
9
ROW
COLUMN
DECODER DECODER
8
HIGH BYTE OUTPUT ENABLE
LOW BYTE OUTPUT ENABLE
8
HIGH
BYTE
OUTPUT
BUFFER
HIGH
BYTE
WRITE
DRIVER
8
YJ PACKAGE
400 MIL SOJ
CASE 919鈥?1
TS PACKAGE
TSOP TYPE II
CASE 924A鈥?2
PIN ASSIGNMENT
A
A
A
A
A
E
DQ0
DQ1
DQ2
DQ3
VDD
VSS
DQ4
DQ5
DQ6
DQ7
W
A
A
A
A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A
A
A
G
UB
LB
DQ15
DQ14
DQ13
DQ12
VSS
VDD
DQ11
DQ10
DQ9
DQ8
NC
A
A
A
A
A
E
CHIP
ENABLE
BUFFER
256K x 16
BIT
MEMORY
ARRAY
16
SENSE
AMPS
8
8
W
WRITE
ENABLE
BUFFER
LOW
BYTE
OUTPUT
BUFFER
8
LOW
BYTE
WRITE
DRIVER
8
A
PIN NAMES
8
A0 鈥?A17 . . . . . . . . . . . . . . . . . Address Input
E . . . . . . . . . . . . . . . . . . . . . . . . . Chip Enable
W . . . . . . . . . . . . . . . . . . . . . . . Write Enable
G . . . . . . . . . . . . . . . . . . . . . . Output Enable
UB . . . . . . . . . . . . . . . . . . . . . . . . Upper Byte
LB . . . . . . . . . . . . . . . . . . . . . . . . . Lower Byte
DQ0 鈥?DQ15 . . . . . . . . . . Data Input/Output
VDD . . . . . . . . . . . . . . + 3.3 V Power Supply
VSS . . . . . . . . . . . . . . . . . . . . . . . . . . Ground
NC . . . . . . . . . . . . . . . . . . . . . No Connection
LB
UB
BYTE
ENABLE
BUFFER
HIGH BYTE WRITE ENABLE
LOW BYTE WRITE ENABLE
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
REV 2
2/10/98
漏
Motorola, Inc. 1998
MOTOROLA FAST SRAM
MCM6343
1