80C31/80C51
CMOS 0 to 42 MHz Single-Chip 8 Bit Microcontroller
Description
TEMIC鈥檚 80C31 and 80C51 are high performance
SCMOS versions of the 8051 NMOS single chip 8 bit
碌C.
The fully static design of the TEMIC 80C31/80C51
allows to reduce system power consumption by bringing
the clock frequency down to any value, even DC, without
loss of data.
The 80C51 retains all the features of the 8051 : 4 K bytes
of ROM ; 128 bytes of RAM ; 32 I/O lines ; two 16 bit
timers ; a 5-source, 2-level interrupt structure ; a full
duplex serial port ; and on-chip oscillator and clock
circuits.
In addition, the 80C51 has two software-selectable modes
of reduced activity for further reduction in power
consumption. In the Idle Mode the CPU is frozen while
the RAM, the timers, the serial port, and the interrupt
system continue to function. In the Power Down Mode the
RAM is saved and all other functions are inoperative.
The 80C31 is identical to the 80C51 except that it has no
on鈥揷hip ROM.
TEMIC鈥檚 80C31/80C51 are manufactured using SCMOS
process which allows them to run from 0 up to 42 MHz
with VCC = 5 V. TEMIC鈥檚 80C31 and 80C51 are also
available at 16 MHz with 2.7 V < Vcc < 5.5 V and at
4 MHz with 1.8 V < Vcc < 5.5 V.
D
80C31 : Romless version of the 80C51
D
80C31/80C51 -V4 : Very Low Voltage version
Vcc : 1.8-5.5 V Freq : 0-4 MHz
D
80C31/80C51-L16 : Low power version
Vcc : 2.7鈥?.5 V Freq : 0鈥?6 MHz
D
80C31/80C51-12 : 0 to 12 MHz
D
80C31/80C51-20 : 0 to 20 MHz
D
D
D
D
D
80C31/80C51-25 : 0 to 25 MHz
80C31/80C51-30 : 0 to 30 MHz
80C31/80C51-36 : 0 to 36 MHz
80C31鈥?0 : 0 to 40 MHz*
80C31鈥?2 : 0 to 42 MHz*
* 0 to 70擄C temperature range. For other speed and range please
consult your sale office.
Features
D
D
D
D
D
D
D
Power control modes
128 bytes of RAM
4 K bytes of ROM (80C51)
32 programmable I/O lines
Two 16 bit timer/counter
64 K program memory space
64 K data memory space
D
D
D
D
D
D
Fully static design
0.8
碌m
CMOS process
Boolean processor
5 interrupt sources
Programmable serial port
Temperature range : commercial, industrial, automotive and
military
Optional
D
Secret ROM : Encryption
D
Secret TAG : Identification number
MATRA MHS
Rev. D (27/09/96)
1