音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

QS5931Q Datasheet

  • QS5931Q

  • SIX DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SSOP|20PIN|PLASTIC

  • 114.90KB

  • 8頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

QS5931
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
LOW SKEW CMOS PLL
CLOCK DRIVER WITH
INTEGRATED LOOP FILTER
FEATURES:
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
5V operation
Six low noise CMOS level outputs
Q outputs, Q/2 output
<500ps output skew, Q
0
鈥換
4
Outputs 3-state and reset while OE/RST low
PLL disable feature for low frequency testing
Internal loop filter RC network
Internal VCO/2 option
Balanced drive outputs 鹵36mA
80MHz maximum frequency
Available in QSOP package
QS5931
DESCRIPTION
The QS5931 Clock Driver uses an internal phase locked loop (PLL)
to lock low skew outputs to a reference clock input. Six outputs are
available: Q
0
鈥換
4
, Q/2. Careful layout and design ensure < 500ps
skew between the Q
0
鈥換
4
, and Q/2 outputs. The QS5931 includes an
internal RC filter which provides excellent jitter characteristics and
eliminates the need for external components. Various combinations of
feedback and a divide-by-2 in the VCO path allow applications to be
customized for linear VCO operation over a wide range of input SYNC
frequencies. The PLL can also be disabled by the PLL_EN signal to
allow low frequency or DC testing. The QS5931 is designed for use
in cost sensitive high-performance computing systems, workstations,
multi-board computers, networking hardware, and mainframe sys-
tems. Several can be used in parallel or scattered throughout a sys-
tem for guaranteed low skew, system-wide clock distribution networks.
In the QSOP package, the QS5931 clock driver represents the best
value in small form factor, high-performance clock management prod-
ucts.
For more information on PLL clock driver products, see Application
Note AN-227.
FUNCTIONAL BLOCK DIAGRAM
FEEDBACK
PLL_EN
FREQ _SEL
SYNC
O E/RST
PH ASE
DETECTO R
LOO P
FILTER
0
1
VCO
1
/2
0
R
D
R
D
R
D
R
D
R
D
R
D
Q
Q
Q
Q
Q
Q
Q
Q /2
Q
4
Q
3
Q
2
Q
1
Q
0
INDUSTRIAL TEMPERATURE RANGE
1
c
2000
Integrated Device Technology, Inc.
AUGUST 2000
DSC-5817/-

QS5931Q相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT [Integ...
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT [Integ...
  • 英文版
    EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|LDCC|28PIN|PLASTI...
    ETC
  • 英文版
    EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SSOP|28PIN|PLASTI...
    ETC
  • 英文版
    LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT [Integ...
  • 英文版
    Ten Distributed-Output Clock Driver
    ETC
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT [Integ...
  • 英文版
    SIX DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SSOP|20PIN|PLASTIC
    ETC
  • 英文版
    LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
    IDT
  • 英文版
    Four Distributed-Output Clock Driver
    ETC
  • 英文版
    EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|LDCC|28PIN|PLASTI...
    ETC
  • 英文版
    EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SSOP|28PIN|PLASTI...
    ETC
  • 英文版
    Ten Distributed-Output Clock Driver
    ETC

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！