鈥?/div>
1.5ns part-to-part skew
Std. and A speed grades
Available in QSOP and SOIC packages
QS53806/A
DESCRIPTION
The QS53806 clock driver/buffer circuit can be used for clock buffering
schemes where low skew is a key parameter. The QS53806 offers two
banks of five inverting outputs. Designed in IDT's proprietary CMOS
process, these devices provide low propagation delay buffering with on-
chip skew of 0.6ns for same-transition, same-bank signals.
鈭?/div>
鈭?/div>
FUNCTIONAL BLOCK DIAGRAM
OE
A
5
IN
A
OA
5 -
OA
1
MO N
5
OB
5 -
OB
1
IN
B
OE
B
INDUSTRIAL TEMPERATURE RANGE
1
c
1999
Integrated Device Technology, Inc.
JULY 2000
DSC-5828/-
next