鈥?鈥?鈥?鈥?鈥?鈥?/div>
Utopia Level 2 Slave to Utopia Level 1 Master Bridge
1.0 Utopia Level 2/1 Bridge Core Features
鈥?/div>
Implements an Utopia L2 Slave and Utopia L1 Master providing a solution to bridge
Utopia Level 1 Slave devices to a Level 2 Master
鈥?/div>
Compliant with ATM-Forum af-phy-0039.000 (Level 2) and af-phy-0017.000 (Level 1)
鈥?/div>
Implements 8-bit data busses
鈥?/div>
Level 2 interface implements a single PHY using MPHY mode with direct status
indication
鈥?/div>
Level 2 interface meets 50MHz performance offering up to 400Mbps cell rate transfers
鈥?/div>
Level 1 interface meets 25MHz performance offering up to 200Mbps cell rate transfers
鈥?/div>
Single chip solution for improved system integration
鈥?/div>
Supports cell level transfer mode
鈥?/div>
Cell and clock rate decoupling with on chip FIFOs
鈥?/div>
Up to 2 KByte of on chip FIFO per data direction
鈥?/div>
Integrated management interface and built-in errored cell discard
鈥?/div>
ATM Cell size programmable via external pins from 16 to 128 bytes
鈥?/div>
Level 2 MPHY address programmable via external pins
鈥?/div>
Optional Utopia parity generation/checking enable/disable via external pin
鈥?/div>
Built in JTAG port (IEEE1149 compliant)
鈥?/div>
Simulation model available for system level verification (Contact Quicklogic for details)
鈥?/div>
Solution also available as flexible Soft-IP core, delivered with a full device modelization
and verification testbenches
QLUX2108-PT280C Device Data Sheet
鈥?/div>
QLUX2108-PT280C相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC