鈥?鈥?鈥?鈥?鈥?鈥?/div>
Utopia Level 3 Slave Bridges
1.0 Utopia Level 3 (L3) Bridge Core Features
鈥?/div>
Implements two Utopia L3 Slaves providing a solution to bridge Utopia Master devices
鈥?/div>
Compliant with ATM-Forum af-phy-0136.000 (Utopia L3)
鈥?/div>
Meets 90MHz performance offering more than 1.4Gbps cell rate transfers
鈥?/div>
Single chip solution for improved system integration
鈥?/div>
Support cell level transfer mode, single PHY
鈥?/div>
Cell and clock rate decoupling with on chip FIFOs
鈥?/div>
Up to 1.5 KByte of on chip FIFO per data direction
鈥?/div>
Integrated management interface and built-in errored cell discard
鈥?/div>
ATM Cell size programmable via external pins from 16 to 128 bytes
鈥?/div>
Optional Utopia parity generation/checking enable/disable via external pin
鈥?/div>
Built in JTAG port (IEEE1149 compliant)
鈥?/div>
Simulation model available for system level verification (Contact Quicklogic for details)
鈥?/div>
Solution also available as flexible Soft-IP core, delivered with a full device modelization
and verification testbenches
QLUS3316-PQ208C Device Data Sheet
鈥?/div>
QLUS3316-PQ208C相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC