鈥?鈥?鈥?鈥?鈥?鈥?/div>
Utopia Level 3 to Level 2 Slave Bridge
1.0 Utopia Level 2 (L2) Bridge Features
鈥?/div>
Implements one Utopia Level 3 Slave and one Utopia Level 2 Slave providing a solution
to bridge Utopia Master devices of differing Levels
鈥?/div>
Compliant with ATM-Forum af-phy-0039.000 (L2) and af-phy-0136.000 (L3)
specification
鈥?/div>
Single chip solution for improved system integration
鈥?/div>
Supports 16 Bit busses on both interfaces, single PHY
鈥?/div>
Support for cell level transfer mode
鈥?/div>
Cell and clock rate decoupling with on chip FIFOs
鈥?/div>
Meets 50MHz performance on Level 2 interface offering up to 800Mbps cell rate
transfers
鈥?/div>
Up to 1.5 KByte of on chip FIFO per data direction
鈥?/div>
Integrated management interface and built-in errored cell discard
鈥?/div>
ATM Cell size programmable via external pins from 16 to 128 bytes
鈥?/div>
Optional Utopia parity generation/checking enable/disable via external pin
鈥?/div>
Built in JTAG port (IEEE1149 compliant)
鈥?/div>
Simulation model available for system level verification (Contact Quicklogic for details)
鈥?/div>
Solution also available as flexible Soft-IP core, delivered with a full device modelization
and verification testbenches
QLUS3216-PQ208C Device Data Sheet
鈥?/div>
QLUS3216-PQ208C相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC
-
英文版
Telecommunication IC
ETC
-
英文版
Telecommunication IC