(FOLSVH,, )DPLO\ 'DWD 6KHHW
聡聡聡聡聡聡
/RZ 3RZHU )3*$ &RPELQLQJ 3HUIRUPDQFH 'HQVLW\ DQG (PEHGGHG 5$0
'HYLFH +LJKOLJKWV
)OH[LEOH 3URJUDPPDEOH /RJLF
聡
0.18
碌,
six layer metal CMOS process
聡
1.8 V Vcc, 1.8/2.5/3.3 V drive capable I/O
聡
Up to 4,008 dedicated flip-flops
聡
Up to 55.3 K embedded RAM Bits
聡
Up to 313 I/O
聡
Up to 370 K system gates
聡
IEEE 1149.1 Boundary Scan Testing
$GYDQFHG &ORFN 1HWZRUN
聡
Multiple dedicated Low Skew Clock
Networks
聡
High drive input-only networks
聡
Quadrant-based segmentable clock networks
聡
User Programmable Phase Locked Loops
(PEHGGHG &RPSXWDWLRQDO 8QLWV
Hardwired DSP building blocks with integrated
Multiply, Add, and Accumulate Functions.
Compliant
聡
Low Power Capability
6HFXULW\ )HDWXUHV
The QuickLogic products come with secure
ViaLink餂?technology that protects intellectual
property from design theft and reverse
engineering. No external configuration memory
needed; Instant-on at Power-up.
(PEHGGHG 'XDO 3RUW 65$0
聡
Up to twenty-four 2,304 bit Dual Port High
Performance SRAM Blocks
聡
Up to 55,296 embedded RAM bits
聡
RAM/ROM/FIFO Wizard for automatic
configuration
聡
Configurable and cascadable
3URJUDPPDEOH ,2
聡
High performance I/O cell with Tco< 3 ns
聡
Programmable Slew Rate Control
聡
Programmable I/O Standards:
聡
LVTTL, LVCMOS, LVCMOS18, PCI,
PLL
Embedded RAM Blocks
Embeded Computational Units
PLL
GTL+, SSTL2, and SSTL3
聡
Independent I/O Banks capable of
Fabric
supporting multiple standards in one device
聡
I/O Register Configurations: Input,
PLL
Embedded RAM Blocks
PLL
Output, Output Enable (OE)
)LJXUH (FOLSVH,, %ORFN 'LDJUDP
聥 4XLFN/RJLF &RUSRUDWLRQ
Preliminary
ZZZTXLFNORJLFFRP
聡
聡
聡
聡
聡
聡