P
RELIMINARY
P
RODUCT
B
RIEF
Infineon鈥檚 EasyPort鈩?is a comprehensive broad-
band communication processor family. Based on
a powerful 64-bit MIPS CPU core sub-system, the
EasyPort鈩?features packet and ATM cell process-
ing functionality for data and voice/data Integrated
Access Devices (IADs), small and medium enter-
prise gateways, access routers, and Voice over IP
(VoIP) gateways. The EasyPort鈩?family supports
T1/E1 framers, standard xDSL transceivers, and
10BaseS
TM
Ethernet over VDSL technology. Easy-
Port鈩?has the compute power and architecture to
support firewalls and Virtual Private Networks
(VPN), as well as future applications and new con-
nectivity options such as Wireless LANs and
Bluetooth
TM
.
When used in combination with VINETIC
TM
, Infin-
eon's system solution supports VoATM and VoIP
on the same hardware platform, and supports up
to 32 compressed voice channels.
Using the EasyPort鈩?processor family, communi-
cation system vendors gain a powerful set of
tools enabling the transportation of data, video
and voice services integrated on the same hard-
ware and software platform.
Packet Processing
I
Embedded RISC coprocessor
I
Embedded data memory
I
Two 10/100 Mbit/s Ethernet
MAC controllers, one integrated
Ethernet PHY
I
USB 1.1 device controller
I
AAL5 (SAR) controller
I
DMA controller with a linked list
descriptor buffer
Voice Data Processing
I
Embedded RISC coprocessor
I
Two IOM-2/PCM interfaces
I
32 HDLC hardware accelerators
I
AAL2 (CPS) controller
I
Simple control of DuSLIC,
SICOFI and FALC
廬
devices via a
Synchronous Serial Interface
(SSC)
ATM Cell Processing
I
I
I
I
I
I
ATM Layer controller
UTOPIA Level 1 and 2
Support for up to 128 VCCs
Traffic classes: CBR, VBR,
UBR+, GFR, UBR
Cell Buffer Manager with
integrated DMA controller for
up to 255 user cell queues
Queue specific traffic shaper in
hardware
Cell filtering
(2 filters; maskable VPI/VCI)
EPD, PPD congestion control
OAM according to ITU-T I.610
I
I
I
External Bus Unit (50 MHz,
16-bit) for accessing system
memory (SRAM, Flash memory)
and external peripherals
Independent SDRAM I/F
(100 MHz, 32-bit, 256 MBytes)
Security Features
I
I
Security (VPN) and VoIP support
DES/3DES encryption/decryption
hardware accelerator
Throughput optimized dataflow
for VPN/IPsec processing
QoS optimized VoIP voice data
flow
I
I
I
I
I
I
Embedded Processor Subsystem
I
Others
Power management
Lifeline service support
200 MHz MIPS CPU core includ-
ing MMU with 32 dual entry TLB
EasyPort鈩?/div>
Multi-Service Access Processor Family
PXB 9101/9102/9201/9202
N e v e r
s t o p
t h i n k i n g .
1
2
