音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PM5313 Datasheet

  • PM5313

  • SONET/SDH Payload Extractor/Aligner for 622 Mbit/s Interface...

  • 2頁

  • PMC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PMC-Sierra,Inc.
PM5313
SPECTRA-622
and Multiplexer Section
transport-overhead. Also provides
termination for Path overhead of twelve
STS-1 (STM-0/AU3) paths, four STS-3/
3c (STM-1/AU3/AU4) paths, or a single
STS-12c (STM-4/AU4-4c) path.
Maps twelve STS-1 (STM-0/AU3)
payloads, four STS-3/3c (STM-1/AU3/
AU4) payloads, or a single STS-12c
(STM-4/AU4-4c) payload to system
timing references. This accommodates
plesiochronous timing offsets between
the references.
Maps twelve DS3 bit-streams into an
STS-12 (STM-4/AU3) frame.
Configurable on an STS-1 basis to
support a mix of traffic from the DS-3 and
Telecom interfaces.
Provides a Time-Slot Interchange (TSI)
function on the Telecom Add and Drop
buses for grooming twelve STS-1
(STM-0/AU3) paths or four STS-3/3c
(STM-1/AU3/AU4) paths.
Supports line loopback and diagnostic
loopback.
Supports OC-48 (STM-16) applications
with byte interfaces for connection to
an OC-48 front-end device.
Supports diagnostic 2
23
-1
pseudo-random bit-sequence (PRBS)
generation and monitoring.
Provides a standard JTAG test-port for
boundary scan board-test purposes.
Provides a generic 8-bit
microprocessor bus-interface.
Low-power 3.3V CMOS with TTL
compatible inputs and CMOS/TTL
digital outputs. PECL inputs and
outputs are 3.3V and 5V compatible.
Available in a 520-pin SBGA package.
Supports industrial temperature-range
(-40擄C to 85擄C) operation.
SONET/SDH Payload Extractor/Aligner for 622 Mbit/s Interfaces
FEATURES
The SPECTRA-622 chip offers the
following features:
鈥?Monolithic SONET/SDH
Payload-Extractor/Aligner for use in
STS-12 (STM-4/AU3 or STM-4/AU4) or
STM-12c (STM-4/AU4-4c) interface
applications that operate at serial
interface speeds up to 622.08 Mbit/s.
鈥?Provides integrated clock recovery and
clock synthesis to allow a direct interface
to optical modules.
鈥?Complies with Bellcore GR-253-CORE
jitter tolerance and intrinsic jitter criteria.
鈥?Provides control circuitry required to
comply with WAN clocking requirements
for wander, holdover, and long term
stability.
鈥?Provides termination for SONET Section
and Line, and SDH Regenerator Section
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
TSLDCLK/TOWCLK
TSLD/TSOW/TSUC
TLDCLK/TOWCLK
TLD/TLOW/TOH
TLRDI/TRCPFP
RLAIS/TRCPCLK
TLAIS/TRCPDAT
TTOH/TTOHREI
TTOHFP
TTOHCLK
TTOHEN
BLOCK
DIAGRAM
TPOH
TPOHFP
TPOHCLK
TPOHEN
TAD/TAFP/TACK
TPOHRDY
SCPI[3:0]
SCPO[1:0]
TCLK/PGMTCLK
/TFP
TC1J1V1/TFPO
TFPI
TDCK
TXD+/-
TPL
TD[7:0]
TDP
TDREF/ TDREF1
PECLV
REFCLK+/-
RXD+/-
RRCLK+/-
SD
C0, C1
PICLK
PIN[7:0]
FPIN
OOF
ATP[1:0]
PREFEN
PECLREF
RCLK/PGMRCLK
/RFP
Tx Ring
Control Port
Tx Transport O/H
Controller
Transmit Path Processing Slice x12
DS3 Mapper
Add Side
Add Bus PRBS
Generator/
Monitor
Serial
Control Port
Tx DS3
System
I/F
TPAISCK
TPAISFP
TPAIS
DS3TICLK [12:1]
DS3TDAT [12:1]
AC1J1V1[4:1]/
AFP[4:1]
ACK
APL[4:1]
AD[31:0]
ADP[4:1]
DMODE[1:0]
DCK
DC1J1V1[4:1]
DPL[4:1]
DD[31:0]
DDP[4:1]
DFP
DS3ROCLK [12:1]
DS3RICLK
DS3RDAT [12:1]
DPAISCK
DPAISFP
DPAIS
Tx Line Interface
Tx Telecom
Aligner
Tx Pointer
Interpreter
Tx Path O/H
Processor
Section Trace
Buffer
Rx APS Synch
Extractor &
Bit Error Monitor
WAN Sync
Controller
Rx Line Interface
Receive Path Processing Slice x12
Rx Telecom
Aligner
Drop Bus PRBS
Generator/
Monitor
Path Trace Buffer
Rx Line O/H
Processor
Rx Section
O/H
Processor
Clock
& Data
Recovery
Rx Ring
Control Port
Rx Transport O/H
Controller
Microprocessor Interface
JTAG Test
Access Port
A[13:0]
ALE
CSB
WRB, RWB
RDB/E
RSTB
INTB
MBEB
LOF, SALM
RSLDCLK, ROWCLK
RSLD, RSOW, RSUC
RLDCLK, ROHCLK
LOS/RRCPFP
RPOH
RPOHFP
RPOHCLK
RPOHEN
RALM
RTCEN
RTCOH
LAIS/RRCPDAT
LRDI/RRCPCLK
RLD, RLOW, ROH
RTOH
RTOHFP
RTOHCLK
PMC-1981271 (R4)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC. AND FOR IT鈥橲 CUSTOMERS鈥?INTERNAL USE
TDO
TDI
TCK
TMS
TRSTB
B3E
RAD
D[7:0]
Rx DS3
System
I/F
Rx Path O/H
Processor
DS3 Mapper
Drop Side
Rx Telecombus
System Interface
Rx Timeslot
Interchange
Tx Telecombus
System
Interface
Tx Line O/H
Processor
Tx Section
O/H
Processor
Clock
Synthesis
Tx Timeslot
Interchange
錚?/div>
2001 PMC-Sierra, Inc.

PM5313相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Meterman
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    Analog IC
    ETC
  • 英文版
    MULTIMETER, POCKET; DMM Type:Handheld; Voltage Measuring Ran...
    Amprobe
  • 英文版
    ATM/SONET Transceiver
    ETC
  • 英文版
    9.953 Gbit/s Telecom Bus Serializer
    PMC
  • 英文版
    9.953 Gbit/s Telecom Bus Serializer
    PMC [PMC-S...
  • 英文版
    Multi-rate Telecom Backplane SERDES for 2.5 Gbit/s Interconn...
    PMC
  • 英文版
    Multi-rate Telecom Backplane SERDES for 2.5 Gbit/s Interconn...
    PMC [PMC-S...
  • 英文版
    TelecomBus Serializer for 2.5 Gbit/s Interconnect
    PMC
  • 英文版
    TelecomBus Serializer for 2.5 Gbit/s Interconnect
    PMC [PMC-S...
  • 英文版
    ATM/SONET Transceiver
    ETC
  • 英文版
    SONET/SDH Transport Overhead Terminating Transceiver
    PMC
  • 英文版
    SONET/SDH TRANSPORT TERMINATING TRANSCEIVER
    PMC [PMC-S...
  • 英文版
    SONET/SDH Transport Overhead Terminating Transceiver
    PMC [PMC-S...
  • 英文版
    SONET/SDH Payload Extractor/Aligner for 622 Mbit/s Interface...
    PMC

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!