PLX9060 Datasheet

IC型號：
PLX9060
PDF描述：
PCI Interface Chip|PCI9060 Data Sheet
文件大?。?/label>
2230.77KB
PDF頁數(shù)：
100頁
芯片廠家：
ETC

閱覽下載糾錯 0

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

PCI 9060

December, 1995

PCI Bus Master Interface Chip for

VERSION 1.2

Adapters and Embedded Systems

________________________________________________________________________________

Features

General Description _______________

The PCI9060 provides a compact high performance PCI

bus master interface for adapter boards and embedded

systems. The chip鈥檚 local bus follows the protocol of the

Intel i960廬 microprocessor family.

The PCI9060 provides two independent bi-directional

DMA channels with bi-directional FIFOs supporting zero

wait-state burst transfers between host and local

memory. Each channel also supports full data chaining

modes which allows concurrent operations. The chip

also contains a bi-directional FIFO for efficient slave

access. In addition, another bi-directional FIFO ensures

high speed Direct Bus Master transfers.

The PCI9060 also allows the local processor and other

intelligent controllers to perform direct bus master

transfers on the PCI bus. As an option, the PCI9060 can

enable the local processor to configure other PCI devices

in the system.

鈥?/div>

PCI Bus Master Interface supporting adapters and

embedded systems

Two independent DMA channels for local bus

memory to/from PCI host bus data transfers

Four bi-directional FIFOs for zero wait-state burst

operation; one for each DMA channel, one for Direct

Master interface and one for slave interface

PCI Bus Master transfers up to 132 MBytes/sec

Supports both multiplexed and non-multiplexed local

buses, 32, 16 or 8 bit. May connect directly to Intel

i960廬Cx, Hx, Jx, Kx and Sx processors

Local bus can run asynchronously to the PCI clock.

Eight 32 bit mailbox and two 32 bit doorbell registers

Low power CMOS in 208 Pin Plastic QFP Package

________________________________________________________________________________

Figure 1. Typical Adapter or Embedded System Block Diagram

________________________________________________________________________________

漏

PLX Technology, Inc., 1995

PLX Technology, Inc., 625 Clyde Avenue, Mountain View, CA 94043 (415) 960-0448 FAX (415) 960-0479

Products and Company names are trademarks/registered trademarks of their respective holders

型號

版本

描述

廠商

下載
PLX9030

英文版

SmartTarget I/O Accelerator|PCI9030 Design Note Rev.1.0

ETC

PLX9030
PLX9030

英文版

SmartTarget I/O Accelerator|PCI9030 Design Note Rev.1.0

PLX9030
PLX9050

英文版

Target Chip|PCI9050 Errata Rev. 1.3

ETC

PLX9050
PLX9050

英文版

Target Chip|PCI9050 Errata Rev. 1.3

PLX9050
PLX9052

英文版

Target Chip|PCI9052 Product Brief

ETC

PLX9052
PLX9052

英文版

Target Chip|PCI9052RDK-LITE Product Brief

PLX9052
PLX9054

英文版

Master Chip|PCI9054-AC50PI PCN Notification #A060102

ETC

PLX9054
PLX9054

英文版

Master Chip|PCI9054-AC50PI PCN Notification #A060102

PLX9054
PLX9056

英文版

Master Chip|PCI9056 Product Brief

ETC

PLX9056
PLX9056

英文版

Master Chip|PCI9056 Product Brief

PLX9056
PLX9060

英文版

PCI Interface Chip|PCI9060 Data Sheet

ETC

PLX9060
PLX9060

英文版

PCI Interface Chip|PCI9060 Data Sheet

PLX9060
PLX9080

英文版

Master Chip |PCI9080 Data Book version 1.06

ETC

PLX9080
PLX9080

英文版

Master Chip |PCI9080 Data Book version 1.06

PLX9080
PLX9656

英文版

I/O Accelerator|PCI9656 Data Book Corrections

ETC

PLX9656
PLX9656

英文版

I/O Accelerator|PCI9656 Data Book Corrections

PLX9656

PLX9060 Datasheet

PDF預覽

PLX9060相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

PLX9060 Datasheet

PDF預覽

PLX9060相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

建議反饋

PDF糾錯X