音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI74FCT162841T Datasheet

  • PI74FCT162841T

  • Logic | 20-Bit Transparent Latch

  • 63.76KB

  • 6頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16841T/162841T
20-BIT TRANSPARENT LATCH
PI74FCT16841T
PI74FCT162841T
Fast CMOS 20-Bit
Transparent Latch
Product Features:
Common Features:
鈥?PI74FCT16841T and PI74FCT162841T are high-speed, low
power devices with high current drive
鈥?V
CC
= 5V 鹵10%
鈥?Hysteresis on all inputs
鈥?Packages available:
鈥?56-pin 240 mil wide plastic TSSOP (A)
鈥?56-pin 300 mil wide plastic SSOP (V)
PI74FCT16841T Features:
鈥?High output drive: I
OH
= 鈥?2 mA; I
OL
= 64 mA
鈥?Power off disable outputs permit 鈥渓ive insertion鈥?/div>
鈥?Typical V
OLP
(Output Ground Bounce) < 1.0V
at V
CC
= 5V, T
A
= 25擄C
PI74FCT162841T Features:
鈥?Balanced output drivers: 鹵24 mA
鈥?Reduced system switching noise
鈥?Typical V
OLP
(Output Ground Bounce) < 0.6V
at V
CC
= 5V, T
A
= 25擄C
1
2
Product Description:
Pericom Semiconductor鈥檚 PI74FCT series of logic circuits are pro-
duced in the Company鈥檚 advanced 0.8 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16841T and PI74FCT162841T are 20-bit wide
transparent latches designed to provide temporary storage of data
and can be used as I/O ports, memory address latches, and bus
drivers. The Output Enable and Latch Enable controls allow the
devices to be operated as two 10-bit latches or one 20-bit latch.
Signal pins are arranged in a flow-through organization for ease of
layout and hysteresis is designed into all inputs to improve noise
margin.
The output buffers on the PI74FCT16841T and PI74FCT162841T
are especially designed for driving high-capacitance loads and low
impedance backplanes and include a Power-Off Disable function
allowing 鈥渓ive insertion鈥?of boards when the devices are used as
backplane drivers.
The PI74FCT162841T has 鹵24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
3
4
5
6
7
8
9
Logic Block Diagram
1
OE
1
LE
1
D
1
2
OE
2
LE
10
D
C
2
Q
1
D
C
1
Q
1
2
D
1
11
12
13
To 9 other channels
To 9 other channels
14
15
1
PS2078A 01/15/95

PI74FCT162841T相關(guān)型號(hào)PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!