21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
power devices with high current drive.
鈥?Power off disable outputs permit 鈥渓ive insertion鈥?/div>
鈥?Typical V
OLP
(Output Ground Bounce)
< 1.0V at V
CC
= 5V, T
A
= 25擄C
PI74FCT162652T Features:
鈥?Balanced output drivers: 鹵24 mA
鈥?Reduced system switching noise
鈥?Typical V
OLP
(Output Ground Bounce)
< 0.6V at V
CC
= 5V, T
A
= 25擄C
Fast CMOS 16-Bit
Registered Transceivers
Product Description:
Pericom Semiconductor's PI74FCT series of logic circuits are pro-
duced in the Company鈥檚 advanced 0.8 micron CMOS technology,
achieving industry leading speed grades.
The PI74FCT16652T and PI74FCT162652T are 16-bit registered
transceivers organized as two independent 8-bit bus transceivers
designed with 3-state D-type flip-flops and control circuitry
arranged for multiplexed transmission of data directly from the
data bus or from the internal storage registers. Each 8-bit transceiver
utilizes the enable controls (xOEAB and x OEBA) to control the
transceiver functions. The Select (xSAB and xSBA) control pins
are used to select either real-time or stored data transfer. The
circuitry used for select control will eliminate the typical decoding
glitch that occurs in a multiplexer during the transition between
real-time and stored data. A low input level selects real-time data
and a high selects stored data.
The PI74FCT16652T output buffers are designed with a Power-
Off disable allowing 鈥渓ive insertion鈥?of boards when used as
backplane drivers.
The PI74FCT162652T has 鹵24 mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control the
output edge rate resulting in lower ground bounce and undershoot.
This eliminates the need for external terminating resistors for most
interface applications.
Logic Block Diagram
1
OEAB
2
OEAB
1
OEBA
2
OEBA
1
CLKBA
1
SBA
2
CLKBA
2
SBA
1
CLKAB
1
SAB
2
CLKAB
2
SAB
B REG
D
C
B REG
D
C
1
A
0
2
A
0
A REG
D
C
1
B
0
A REG
D
C
2
B
0
TO 7 OTHER CHANNELS
TO 7 OTHER CHANNELS
1
PS2079A 01/15/95
1
2
3
4
5
6
