音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI74FCT162260CTA Datasheet

  • PI74FCT162260CTA

  • Bus Exchanger

  • 310.60KB

  • 5頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產品規(guī)格書

PDF預覽

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT16260T
PI74FCT162260T
Fast CMOS 12-Bit Tri-Port
Bus Exchanger
Product Features
Common Features
聲 PI74FCT16260 and PI74FCT162260 are high-speed,
low power devices with high current drive.
聲 V
CC
= 5V 鹵 10%
聲 Typical tsk (o) (Output Skew) < 250ps, clocked mode
聲 Extended range of 聳40擄C to +85擄C
聲 Hysteresis on all inputs
PI74FCT16260T Features
聲 High output drive: I
OH
= 聳32mA; I
OL
= 64mA
聲 Power off disable outputs permit 聯(lián)live insertion聰
聲 Typical V
OLP
(Output Ground Bounce)
< 1.0V at V
CC
= 5V, T
A
= 25擄C
PI74FCT162260T Features
聲 Balanced output drive: I
OL
/I
OH
= 24mA
聲 Typical V
OLP
(Output Ground Bounce)
< 0.6V at V
CC
= 5V, T
A
= 25擄C
聲 Series current limiting resistors
聲 Packages available:
聳 56-pin 240 mil wide TSSOP (A56)
聳 56-pin 300 mil wide SSOP (V56)
Product Description
Pericom Semiconductor聮s PI74FCT series of logic circuits
are produced in the Company聮s advanced 0.6 micron
CMOS technology, achieving industry leading speed grades.
The FCT16260AT/CT and the FCT162260AT/CT Tri-
Port Bus Exchangers are high-speed 12-bit latched bus
multiplexers/ transceivers for use in high speed
microprocessor applications. These Bus Exchangers support
memory interleaving with latched outputs on the B-ports
and address multiplexing with latched inputs on the B-
ports.
The Tri-port Bus Exchanger has three 12-bit ports. Data
may be transferred between the A-port and either/both of
the B-ports.
The latch enable (LE1B, LE2B, LEA1B and LEA2B)
inputs control data storage. When a latch-enable input is
HIGH, the latch is transparent. When the latch enable input
is LOW, the data at the input is latched and remains latched
until the latch enable input is returned HIGH. Independent
output enables (OE1B and OE2B allow reading from one
port while writing to the other port.
The FCT16260AT/CT are ideally suited for driving high
capacitance loads and low impedance backplanes. The
output buffers are designed with power off disable capability
to allow 聯(lián)live insertion聰 of boards when used as backplane
drivers.
The FCT162260AT/CT have balanced output drive with
current limiting resistors. This offers low ground bounce,
minimal undershoot, and controlled output fall times
reducing the need for external series terminating resistors.
Logic Block Diagram
1
PS8307A
11/17/98

PI74FCT162260CTA相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經采納,將有感恩紅包奉上哦!