21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVCH32501
36-Bit Universal Bus Transceiver
with 3-State Outputs
Product Features
路 PI74ALVCH32501 is designed for low voltage operation,
Vcc = 1.65 to 3.6V
路 Bus Hold on data inputs eliminates the need for external
pullup resistors
路 Industrial operation at 聳40潞C to 85潞C
路 Packages available:
114 Ball, 16mm x 5.5mm x 1.4mm Low Profile
Fine Pitch Ball Grid Array,
LFBGA (NB114)
Product Description
Pericom Semiconductor聮s PI74ALVCH series of logic circuits are
produced using the Company聮s advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The 36-bit PI74ALVCH32501 universal bus transceiver is designed
for 1.65V to 3.6V V
CC
operation.
This device can be used as two 18-bit transceivers or one 36-bit
transceiver. Data flow in each direction is controlled by output-
enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and
clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device
operates in the transparent mode when LEAB is high. When LEAB
is low, the A-data is latched if CLKAB is held at a
high or low logic level. If LEAB is low, the A data is stored in the
latch/flip-flop on the low-to-high transition of CLKAB.
When OEAB is high, the outputs are active. When OEAB is low, the
outputs are in the high-impedance state.
Data flow for B to A is similar to that of A to B but uses OEBA, LEBA,
and CLKBA. The output enables are complementary (OEAB is
active high and OEBA is active low).
To ensure the high-impedance state during power up or power
down, OEBA should be tied to V
CC
through a pullup resistor and
OEAB should be tied to GND through a pulldown resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating
data inputs at a logic level.
The PI74ALVCH32501 is characterized for operation from
聳40擄C to 85擄C.
Logic Block Diagram (Positive Logic), Two Sets
1OEAB B3
1CLKAB A4
1LEAB A3
1LEBA K3
1CLKBA J4
1OEBA J3
1A1 A2
C1
1D
C1
1D
CLK
1D
C1
CLK
A5
1B1
TO 17 OTHER CHANNELS
2OEAB L3
2CLKAB K5
2LEAB K2
2LEBA W3
2CLKBA V4
2OEBA V3
2A1 L2
C1
1D
C1
1D
CLK
1D
C1
CLK
L5
2B1
TO 17 OTHER CHANNELS
1
PS8405A
09/15/99
1
2
3
4
5
6
7
8
