音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

PI74ALVC162836 Datasheet

  • PI74ALVC162836

  • Logic | 20-Bit Universal Bus Driver w/Resistor. LE/

  • 239.59KB

  • 5頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

TO 19 OTHER CHANNELS
V
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVC162836
20-Bit Universal Bus Driver
with 3-State Outputs
Product Features
聲 PI74ALVC162836 is designed for low-voltage operation,
V
CC
= 2.3V to 3.6V
聲 Supports PC100 Registered DIMM
聲 Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25擄C
聲 Typical V
OHV
(Output V
OH
Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25擄C
聲 Outputs have equivalent 26-ohm series resistors
聲 Industrial operation at 聳40擄C to +85擄C
聲 Packages available:
聳 56-pin 240 mil wide plastic TSSOP (A)
聳 56-pin 173 mil wide plastic TVSOP (K)
聳 56-pin 300 mil wide plastic SSOP (V)
Product Description
Pericom Semiconductor聮s PI74ALVC series of logic circuits are
produced using the Company聮s advanced submicron CMOS
technology, achieving industry leading speed.
The 20-bit PI74ALVC162836 universal bus driver is designed
for 2.3V to 3.6V V
CC
operation.
Data flow from A to Y is controlled by the Output Enable (OE) input.
The device operates in the transparent mode when the latch-enable
(LE) input is LOW. When LE is HIGH, the A data is latched if the clock
(CLK) input is held at a high or low logic level. If LE is HIGH, the A
data is stored in the latch/flip-flop on the low-to-high transition of
CLK. When OE is HIGH , the outputs are in the high-impedance state,
but all the inputs are enabled and data is capable of being stored in
the register.
To ensure the high-impedance state during power up or power down,
OE should be tied to V
CC
through a pullup resistor; the minimum
value of the resistor is determined by the current-sinking capability
of the driver.
Logic Block Diagram
OE
1
Product Pin Description
Pin Name
OE
LE
CLK
A
Y
GND
V
CC
1D
C1
CLK
Description
Output Enable Input (Active LOW)
Latch Enable (Active LOW)
Clock Input
Data Input
Data Output
Ground
Power
CLK
LE
56
29
A1 55
2
Y1
1
PS8204A
04/06/01

PI74ALVC162836相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!