21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
鈥?/div>
PI74ALVC162835F is designed for low voltage operation,
V
CC
= 2.3V to 3.6V
鈥?Outputs have equivalent 26鈩?series resistors
鈥?Supports PC133 Registered DIMM
鈥?Typical V
OLP
(Output Ground Bounce)
< 0.8V at V
CC
= 3.3V, T
A
= 25擄C
鈥?Typical V
OHV
(Output Voh Undershoot)
< 2.0V at V
CC
= 3.3V, T
A
= 25擄C
鈥?Industrial operation at 鈥?0擄C to +85擄C
鈥?Packages available:
鈥?56-pin 240 mil wide plastic TSSOP (A)
鈥?56-pin 173 mil wide plastic TVSOP (K6)
鈥?56-pin 300 mil wide plastic SSOP (V)
Product Description
Pericom Semiconductor聮s PI74ALVC series of logic circuits
are produced using the Company聮s advanced 0.5 micron CMOS
technology, achieving industry leading speed.
The 18-bit PI74ALVC162835F universal bus driver is designed
for 2.3V to 3.6V V
CC
operation.
Data flow from A to Y is controlled by Output Enable (OE).
The device operates in the transparent mode when LE is HIGH. The
A data is latched if CLK is held at a high or low logic level. If LE
is LOW, the A-bus is stored in the latch/flip-flop on the low-to-high
transition of CLK. When OE is HIGH, the outputs are in the high-
impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
Logic Block Diagram
27
30
28
54
OE
CLK
LE
A1
1D
C1
CLK
3
Y1
TO 17 OTHER CHANNELS
1
PS8377A
07/01/99
1
2
3
4
5
