. . . . . . .
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
1
2109876543212109876543210987654321098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C185-02B
Precision 1-7 Clock Buffer
Features
聲
High speed: 140 MHz
聲
Low noise non-inverting 1-7 buffer
聲
Supports up to three SDRAM DIMMs
聲
Low skew (<250ps) between any two output clocks
聲
I
2
C Serial Configuration interface
聲
Multiple V
dd
, V
ss
pins for noise reduction
聲
3.3V power supply voltage
聲
16-pin TSSOP (L) and QSOP (Q) packages
Description
The PI6C185-02B, a high-speed low-noise 1-7 non-inverting
buffer, is designed for SDRAM clock buffer applications. It is
intended to be used with the PI6C10X clock generator for Intel
Architecture-based Mobile systems.
At power up, all SDRAM outputs are enabled and active. The I2C
Serial control may be used to individually activate/deactivate any
of the seven output drivers.
Note:
Purchase of I2C components from Pericom conveys a license to
use them in an I2C system as defined by Philips.
Block Diagram
SDRAM0
Pin Configuration
SDRAM1
BUF_IN
SDRAM2
SDRAM3
Vdd
SDRAM0
SDRAM1
Vss
BUF_IN
SDRAM2
Vdd
SDATA
1
2
3
4
5
6
7
8
16-Pin
L,Q
16
15
14
13
12
11
10
9
SDRAM6
SDRAM5
Vss
Vdd
SDRAM4
SDRAM3
Vss
SCLK
SDRAM6
SDATA
SCLOCK
I2C
I/O
1
PS8469
05/03/00