鈥?/div>
Package: 28-pin SSOP packages (H)
Description
The PI6C184B, a high-speed low-noise 1-13 non-inverting buffer
designed for SDRAM clock buffer applications, is intended to be
used with the PI6C104 clock generator for Intel Architecture for both
desktop and mobile systems.
At power up, all SDRAM outputs are enabled and active. The I
2
C
Serial control may be used to individually activate/deactivate any
of the 13 output drivers.
Note:
Purchase of I
2
C components from Pericom conveys a license to
use them in an I
2
C system as defined by Philips.
Block Diagram
Pin Configuration
SDRAM0
Vdd
SDRAM1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28-Pin
H
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vdd
SDRAM11
SDRAM10
Vss
Vdd
SDRAM9
SDRAM8
Vss
Vdd
SDRAM7
SDRAM6
Vss
Vss
SCLK
SDRAM0
SDRAM1
Vss
BUF_IN
SDRAM2
Vdd
SDRAM2
SDRAM3
Vss
BUF_IN
SDRAM4
SDRAM5
SDRAM12
Vdd
SDATA
SDRAM3
SDRAM12
SDATA
2
I C
I/O
SCLOCK
1
PS8467
05/03/00