鈥?/div>
28-pin SSOP Packaging (H)
Description
The PI6C106 is part of a reduced pin count two-chip clock solution
for designs using an Intel BX style chipset. Companion SDRAM
buffers are PI6C182 & PI6C184.
There are two PLLs, with the first PLL capable of spread spectum
operation. CPU frequencies up to 100 MHz are supported.
Frequency Table
SEL 100/66.6#
1
0
CPU M Hz
100
66.6
PCI M Hz
33.3
33.3
Block Diagram
Pin Configuration
GND1
X1
X2
OSC
REF0
VDDLA
IOAPIC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
REF0
VDD1
IOAPIC
VDDLA
CPUCLK0
CPUCLK1
CPUCLK2
VDDLC
GND
PCI_STOP#
CPU_STOP#
PD#
SPREAD#
GND3
X1
X2
GND2
PCICLK_E
CPU_STOP#
SPREAD#
VDDLC
PLL
Spread
Spectrum
CPU
STOP
CPUCLK(0:2)
PCICLK_F
PCICLK0
SEL 100/66.6#
梅2
PD#
梅3
PCICLK1
VDD2
PCICLK_E
28-Pin
H
22
21
20
19
18
17
16
15
BUS
STOP#
PCICLK2
PCICLK(0:4)
PCICLK3
PCICLK_F
PCI_STOP#
PLL2
48MHz
PCICLK4/
SEL100/66.6#
VDD3
48MHz
1
PS8546A
07/13/01