21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT3807D
1-10 Clock Buffer for Networking Applications
Description
Product Features
聲 High Frequency >156 MHz
聲 High-speed, low-noise, non-inverting 1-10 buffer
聲 Low-skew (<250ps) between any two output clocks
聲 Low duty cycle distortion <250ps
聲 Low propagation delay <2.5ns
聲 Multiple V
DD
, GND pins for noise reduction
聲 3.3V supply voltage
聲 Available in SOIC, SSOP, and QSOP packages
The PI49FCT3807D is a 3.3V compatible, high-speed, low-noise
1-10 non-inverting clock buffer. The key goal in designing the
PI6C3807D is to target networking applications that require low-
skew, low-jitter, and high-frequency clock distribution. Providing
output-to-output skew as low as 150ps, the PI49FCT3807D is an
ideal clock distribution device for synchronous systems. Design-
ing synchronous networking systems requires a tight level of skew
from a large number of outputs.
Block Diagram
Pin Configuration
CLK0
BUF_IN
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
VDD
CLK9
CLK8
GND
CLK7
VDD
CLK6
GND
CLK5
CLK4
CLK1
BUF_IN
CLK2
CLK0
VDD
CLK1
GND
20-Pin
H,Q,S
17
16
15
14
13
12
11
CLK3
CLK2
VDD
CLK3
CLK9
GND
1
PS8493
08/09/00