PH6325L
N-channel TrenchMOS鈩?logic level FET
M3D748
Rev. 01 鈥?28 April 2004
Preliminary data
1. Product pro鏗乴e
1.1 Description
Logic level N-channel enhancement mode 鏗乪ld-effect transistor in a plastic package
using TrenchMOS鈩?technology.
1.2 Features
s
Optimized for use in DC-to-DC
converters
s
Low threshold voltage
s
Very low switching and conduction
losses
s
Low thermal resistance.
1.3 Applications
s
DC-to-DC converters
s
Voltage regulators
s
Switched-mode power supplies
s
Notebook computers.
1.4 Quick reference data
s
V
DS
鈮?/div>
25 V
s
Q
gd
= 3.3 nC (typ)
s
R
DSon
鈮?/div>
6.3 m鈩?(V
GS
= 10 V)
s
I
D
鈮?/div>
78.7 A
s
Q
g(tot)
=
13.3 nC (typ)
s
R
DSon
鈮?/div>
9.5 m鈩?(V
GS
= 4.5 V).
2. Pinning information
Table 1:
Pin
1,2,3
4
mb
Pinning - SOT669 (LFPAK), simpli鏗乪d outline and symbol
Description
source (s)
gate (g)
mounting base;
connected to drain (d)
mb
d
Simpli鏗乪d outline
Symbol
g
s
MBB076
1
2
3
4
MBL286
Top view
SOT669 (LFPAK)
next