PH20100S
N-channel TrenchMOS鈩?standard level FET
Rev. 02 鈥?17 August 2004
Product data sheet
1. Product pro鏗乴e
1.1 General description
Standard level N-channel enhancement mode 鏗乪ld effect transistor in a plastic package
using TrenchMOS鈩?technology.
1.2 Features
s
Low thermal resistance
s
Low gate drive current
s
SO8 equivalent area footprint
s
Low on-state resistance.
1.3 Applications
s
DC-to-DC converters
s
Switched-mode power supplies
1.4 Quick reference data
s
V
DS
鈮?/div>
100 V
s
P
tot
鈮?/div>
62.5 W
s
I
D
鈮?/div>
34.3 A
s
R
DSon
鈮?/div>
23 m鈩?/div>
2. Pinning information
Table 1:
Pin
1,2,3
4
mb
Discrete Pinning
Description
source (s)
gate (g)
mounting base;
connected to drain (d)
mb
Simpli鏗乪d outline
Symbol
d
g
mbb076
s
1
2
3
4
Top view
SOT669 (LFPAK)
next
PH20100S 產(chǎn)品屬性
47 ns
23 ns
39 nC V @ 10
2264 pF V @ 25
表面貼裝
4.1mm
LFPAK
5 x 4.1 x 1.1mm
5
-55 °C
62500 mW
±20 V
100 V
0.023
34.3 A
+150 °C
1
功率 MOSFET
增強(qiáng)
N
單、三源
5mm
1.1mm
PH20100S相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
N-channel TrenchMOS standard level FET
PHILIPS
-
英文版
N-channel TrenchMOS standard level FET
PHILIPS [P...
-
英文版
TRANSISTOR | BJT | NPN | 14V V(BR)CEO | 220MA I(C) | TO-215
ETC
-
英文版
TRANSISTOR | BJT | NPN | 14V V(BR)CEO | 220MA I(C) | TO-215