音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

NLSF3T126/D Datasheet

  • NLSF3T126/D

  • Quad Bus Buffer

  • 8頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

NLSF3T126
Quad Bus Buffer
with 3-State Control Inputs
The NLSF3T126 is a high speed CMOS quad bus buffer fabricated
with silicon gate CMOS technology. It achieves noninverting high
speed operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
The NLSF3T126 requires the 3-state control input (OE) to be set
Low to place the output into high impedance.
The T126 inputs are compatible with TTL levels. This device can be
used as a level converter for interfacing 3.3 V to 5.0 V, because it has
full 5.0 V CMOS level output swings.
The NLSF3T126 input structures provide protection when voltages
between 0 V and 5.5 V are applied, regardless of the supply voltage.
The output structures also provide protection when V
CC
= 0 V. These
input and output structures help prevent device destruction caused by
supply voltage - input/output voltage mismatch, battery backup, hot
insertion, etc.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems.
http://onsemi.com
QFN-16
CASE 485G
MARKING
DIAGRAM
16
1
XXX
ALYW
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed: t
PD
= 3.8 ns (Typ) at V
CC
= 5.0 V
Low Power Dissipation: I
CC
= 4.0
mA
(Max) at T
A
= 25擄C
TTL-Compatible Inputs: V
IL
= 0.8 V; V
IH
= 2.0 V
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2.0 V to 5.5 V Operating Range
Low Noise: V
OLP
= 0.8 V (Max)
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300 mA
ESD Performance: HBM > 2000 V; Machine Model > 200 V
Chip Complexity: 72 FETs or 18 Equivalent Gates
LOGIC DIAGRAM
Active-High Output Enables
A1
OE1
A2
OE2
A3
OE3
A4
OE4
16
15
4
3
8
9
12
13
10
Y4
7
Y3
5
Y2
1
Y1
(TOP VIEW)
A
WL
Y
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
Device
NLSF3T126MNR2
Package
QFN
Shipping
3000 Units/
Tape & Reel
FUNCTION TABLE
NLSF3T126
Inputs
A
H
L
X
OE
L
L
H
Output
Y
H
L
Z
Semiconductor Components Industries, LLC, 2003
1
April, 2003 - Rev.0
Publication Order Number:
NLSF3T126/D

NLSF3T126/D相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動(dòng)力!意見一經(jīng)采納,將有感恩紅包奉上哦!