NL74VCX16373
Low-Voltage 1.8/2.5/3.3V
16-Bit Transparent Latch
With 3.6V鈥揟olerant Inputs and Outputs
(3鈥揝tate, Non鈥揑nverting)
The NL74VCX16373 is an advanced performance, non鈥搃nverting
16鈥揵it transparent latch. It is designed for very high鈥搒peed, very
low鈥損ower operation in 1.8V, 2.5V or 3.3V systems. The VCX16373
is byte controlled, with each byte functioning identically, but
independently. Each byte has separate Output Enable and Latch
Enable inputs. These control pins can be tied together for full 16鈥揵it
operation.
When operating at 2.5V (or 1.8V) the part is designed to tolerate
voltages it may encounter on either inputs or outputs when interfacing
to 3.3V busses. It is guaranteed to be over鈥搗oltage tolerant to 3.6V.
The NL74VCX16373 contains 16 D鈥搕ype latches with 3鈥搒tate
3.6V鈥搕olerant outputs. When the Latch Enable (LEn) inputs are
HIGH, data on the Dn inputs enters the latches. In this condition, the
latches are transparent, (a latch output will change state each time its D
input changes). When LE is LOW, the latch stores the information that
was present on the D inputs a setup time preceding the
HIGH鈥搕o鈥揕OW transition of LE. The 3鈥搒tate outputs are controlled
by the Output Enable (OEn) inputs. When OE is LOW, the outputs are
enabled. When OE is HIGH, the standard outputs are in the high
impedance state, but this does not interfere with new data entering into
the latches.
http://onsemi.com
48
1
TSSOP鈥?8
DT SUFFIX
CASE 1201
MARKING DIAGRAM
48
NL74VCX16373DT
AWLYYWW
1
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
鈥?/div>
Designed for Low Voltage Operation: VCC = 1.65鈥?.6V
鈥?/div>
3.6V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 3.0ns max for 3.0 to 3.6V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
3.9ns max for 2.3 to 2.7V
6.8ns max for 1.65 to 1.95V
Static Drive:
鹵24mA
Drive at 3.0V
鹵18mA
Drive at 2.3V
鹵6mA
Drive at 1.65V
Supports Live Insertion and Withdrawal
IOFF Specification Guarantees High Impedance When VCC = 0V
Near Zero Static Supply Current in All Three Logic States (20碌A(chǔ))
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵300mA
@ 125擄C
ESD Performance: Human Body Model >2000V; Machine Model
>200V
Pins
OEn
LEn
D0鈥揇15
O0鈥揙15
PIN NAMES
Function
Output Enable Inputs
Latch Enable Inputs
Inputs
Outputs
ORDERING INFORMATION
Device
NL74VCX16373DT
NL74VCX16373DTR2
Package
TSSOP
TSSOP
Shipping
39 / Rail
2500 / Reel
漏
Semiconductor Components Industries, LLC, 2000
1
May, 2000 鈥?Rev. 0
Powered by ICminer.com Electronic-Library Service CopyRight 2003
Publication Order Number:
NL74VCX16373/D
NL74VCX16373DTR2相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
THYRATRON TUBES 4 Amperes dc - 50 Amperes Peak
ETC [ETC]
-
英文版
THYRATRON TUBES 4 Amperes dc - 50 Amperes Peak
ETC [ETC]
-
英文版
Quad 4-Bit Buffer/Driver
ETC
-
英文版
Quad 4-Bit Buffer/Driver
ETC
-
英文版
Dual 8-bit Bus Transceiver
ETC
-
英文版
8-Bit D-Type Latch
ETC
-
英文版
16-Bit D-Type Flip-Flop
ETC
-
英文版
Quad 4-Bit Buffer/Driver
ETC
-
英文版
Quad 4-Bit Buffer/Driver
ETC
-
英文版
Dual 8-bit Bus Transceiver
ETC
-
英文版
8-Bit D-Type Latch
ETC
-
英文版
16-Bit D-Type Flip-Flop
ETC
-
英文版
Quad 4-Bit Buffer/Driver
ETC
-
英文版
Dual 8-bit Bus Transceiver
ETC
-
英文版
8-Bit D-Type Latch
ETC
-
英文版
16-Bit D-Type Flip-Flop
ETC
-
英文版
Quad 4-Bit Buffer/Driver
ETC
-
英文版
Dual 8-bit Bus Transceiver
ETC
-
英文版
8-Bit D-Type Latch
ETC
-
英文版
16-Bit D-Type Flip-Flop
ETC
1
2
3
4
5
6
7
8
9
10
11
12
