鈭?/div>
Interface Capability With 5.0 V TTL Logic
with V
CC
= 3.0 V
LVCMOS Compatible
24 mA Balanced Output Sink and Source Capability
Near Zero Static Supply Current Substantially Reduces System
Power Requirements
3鈭扴tate OE Input is Active鈭扡ow
Replacement for NC7SZ125
Chip Complexity = 36 FETs
Pb鈭扚ree Package is Available
http://onsemi.com
MARKING
DIAGRAM
5
5
1
SC鈭?8A (SOT鈭?53)
DF SUFFIX
CASE 419A
d = Date Code
1
M0
d
PIN ASSIGNMENT
1
2
OE
1
5
V
CC
3
4
5
IN A
2
OE
IN A
GND
OUT Y
V
CC
GND
3
4
OUT Y
OE Input
L
FUNCTION TABLE
A Input
L
H
X
Y Output
L
H
Z
Figure 1. Pinout
(Top View)
L
H
X = Don鈥檛 Care
OE
IN A
EN
OUT Y
Figure 2. Logic Symbol
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
錚?/div>
Semiconductor Components Industries, LLC, 2005
January, 2005
鈭?/div>
Rev. 4
1
Publication Order Number:
NL17SZ125/D
next