NL17SV16XV5T2
Ultra鈭扡ow Voltage Buffer
The NL17SV16XV5T2 is an ultra鈭抙igh performance single Buffer
fabricated in sub鈭抦icron silicon gate (0.35
m)
CMOS technology with
excellent performance down to 0.9 V. This device is ideal for extremely
high鈭抯peed and high鈭抎rive applications. Additionally, limitations of
board space are no longer a constraint. The very small SOT鈭?53 makes
this device fit most tight designs and spaces.
The internal circuit is composed of three stages; including a
buffered output which provides high noise immunity and stable
output. The NL17SV16XV5T2 input structure provides protection
when voltages up to 3.6 V are applied.
Features
5
1
SOT鈭?53
CASE 463B
1
UN = Specific Device Code
D = Date Code
UN D
http://onsemi.com
MARKING
DIAGRAM
5
鈥?/div>
Extremely High Speed: 1.5 ns (Typ) at V
CC
= 3.3 V
鈥?/div>
Designed for 0.9 V to 3.6 V Operation
鈥?/div>
Over Voltage Tolerance* (OVT) Input
Permits Logic Translation
鈥?/div>
Balanced
"24
mA Output Drive @ 3.3 Volts
鈥?/div>
Near Zero Static Supply Current
鈥?/div>
Ultra鈭扵iny SOT鈭?53 5 Pin Package only 1.6 x 1.6 mm Footprint
Applications
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Cellular
Digital Camera
PDA
Digital Video
PIN ASSIGNMENT
1
2
3
NC
IN A
GND
OUT Y
V
CC
*Over
Voltage Tolerance
(OVT) enables pins to function outside (higher) of their
operating voltages, with no damage to the devices or to signal integrity.
4
5
FUNCTION TABLE
NC
1
5
V
CC
Input A
L
H
Output Y
L
H
IN A
2
GND
3
4
OUT Y
Figure 1. Pinout
(Top View)
ORDERING INFORMATION
Device
NL17SV16XV5T2
Package
SOT鈭?53
Shipping鈥?/div>
4000 Tape & Reel
(178 mm)
鈥燜or information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
漏
Semiconductor Components Industries, LLC, 2003
1
December, 2003 鈭?Rev. 0
Publication Order Number:
NL17SV16XV5T2/D
NL17SV16XV5T2相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
Single Non-Inverting Buffer with Schmitt Trigger
ONSEMI
-
英文版
Single Non-Inverting Buffer with Schmitt Trigger
ONSEMI [ON...
-
英文版
Single 2-Input NAND Gate, Ultra-Low Voltage
-
英文版
Single 2-Input OR Gate, Ultra-Low Voltage
-
英文版
Single Inverter Gate, Ultra-Low Voltage
-
英文版
Single 2-Input AND Gate, Ultra-Low Voltage
-
英文版
Single Input Buffer, Ultra-Low Voltage
-
英文版
Single 2-Input OR Gate, Ultra-Low Voltage
-
英文版
Single 2-Input NAND Gate
ONSEMI
-
英文版
Single 2-Input NAND Gate
ONSEMI [ON...
-
英文版
2-Input NOR Gate
ONSEMI
-
英文版
2-Input NOR Gate
ONSEMI [ON...
-
英文版
Single Inverter
ONSEMI
-
英文版
Single Inverter
ONSEMI [ON...
-
英文版
Single Inverter with Open Drain Outputs
ONSEMI
-
英文版
Single Inverter with Open Drain Outputs
ONSEMI [ON...
-
英文版
Single Non−Inverting Buffer with Open Drain Output
ONSEMI
-
英文版
Single Non−Inverting Buffer with Open Drain Output
ONSEMI [ON...
-
英文版
Single 2-Input AND Gate
ONSEMI
-
英文版
Single 2-Input AND Gate
ONSEMI [ON...
1
2
3
4
5
6
