NBSG86ABAEVB
Evaluation Board Manual
for NBSG86A
http://onsemi.com
EVALUATION BOARD MANUAL
DESCRIPTION
This document describes the NBSG86A evaluation board
and the appropriate lab test setups. It should be used in
conjunction with the device data sheet, which includes
specifications and a full description of device operation.
The board is used to evaluate the NBSG86A
GigaComm鈩?differential Smart Gate multi-function logic
gate, which can be configured as an AND/NAND,
OR/NOR, XOR/XNOR, or 2:1 MUX. The OLS input of the
NBSG86A is used to program the peak鈥搕o鈥損eak output
amplitude between 0 and 800 mV in five discrete steps.
The board is implemented in two layers and provides a
high bandwidth 50
W
controlled impedance environment for
higher performance. The first layer or primary trace layer is
5 mils thick Rogers RO6002 material, which is engineered
to have equal electrical length on all signal traces from the
NBSG86A device to the sense output. The second layer is
32 mils thick copper ground plane.
For standard lab setup and test, a split (dual) power supply
is required enabling the 50
W
impedance from the scope to
be used as termination of the ECL signals, where V
TT
is the
system ground (V
CC
= 2.0 V, V
TT
= V
CC
- 2.0 V and V
EE
is -0.5 V or -1.3 V, see Setup 1).
What measurements can you expect to make?
The following measurements can be performed in the
single鈥揺nded (Note 1) or differential mode of operation:
鈥?/div>
Frequency Performance
鈥?/div>
Output Amplitude (V
OH
/V
OL
)
鈥?/div>
Output Rise and Fall Time
鈥?/div>
Output Skew
鈥?/div>
Eye pattern generation
鈥?/div>
Jitter
鈥?/div>
V
IHCMR
(Input High Common Mode Range)
NOTE:
1. Single- ended meas urements can only be made at
V
CC
- V
EE
= 3.3 V using this board setup.
Figure 1. NBSG86A Evaluation Board
漏
Semiconductor Components Industries, LLC, 2003
1
March, 2003 - Rev. 0
Publication Order Number:
NBSG86ABAEVB/D
next
NBSG86ABAEVB相關型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL...
ONSEMI
-
英文版
2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe Differential Receiver/Driver with RSECLOutput...
ONSEMI
-
英文版
2.5V/3.3V SiGe Differential Receiver/Driver with RSECLOutput...
ONSEMI [ON...
-
英文版
2.5V/3.3VSiGe Differential 1:10 Clock/Data Driver with RSEC...
-
英文版
2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Drive...
ONSEMI
-
英文版
2.5V/3.3VMultilevel Input to CML Clock/Data Receiver/Drive...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip...
ONSEMI
-
英文版
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip...
ONSEMI [ON...
-
英文版
2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Out...
ONSEMI
-
英文版
2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Out...
ONSEMI [ON...
-
英文版
Evaluation Board Manual
ONSEMI
-
英文版
Evaluation Board Manual
ONSEMI [ON...
-
英文版
2.5V/3.3VSiGe Differential Smart Gate with Output Level Sel...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL Outp...
ONSEMI
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI
-
英文版
2.5V/3.3VSiGe 1:2 Differential Clock Driver with RSECL* Out...
ONSEMI [ON...
-
英文版
2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL Outp...