鈥?/div>
Clock Output Frequency up to 190 MHz
Operating Range: V
DD
= 3 V to 5.5 V
Low Jitter Output of 15 ps One Sigma (rms)
Zero ppm Clock Multiplication Error
45% 鈭?55% Duty Cycle
25 mA TTL鈭抣evel Drive Outputs
Crystal Reference Input Range of 5 鈭?27 MHz
Input Clock Frequency Range of 2 鈭?50 MHz
Available in 8鈭抪in SOIC Package or in Die Form
Full Industrial Temperature Range 鈭?0擄C to 85擄C
This is a Pb鈭扚ree Device
V
DD
ORDERING INFORMATION
Device
NB3N502DG
NB3N502DR2G
Package
SOIC鈭?
(Pb鈭扚ree)
SOIC鈭?
(Pb鈭扚ree)
Shipping
鈥?/div>
98 Units/Rail
2500/Tape & Reel
鈥燜or information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Reference
Clock
TTL/
CMOS
Output
REF
X1/CLK
X2
Crystal
Oscillator
Multiplier
Select
梅
P
Phase
Detector
Charge
Pump
VCO
TTL/
CMOS
Output
CLKOUT
梅
M
S1 S0
GND
Feedback
Figure 1. NB3N502 Logic Diagram
漏
Semiconductor Components Industries, LLC, 2006
1
March, 2006 鈭?Rev. 0
Publication Order Number:
NB3N502/D
next