鈥?/div>
Power supply current 75mA typical
DESCRIPTION
The 74F604 multiplexed latch is ideal for storing data from two input
buses, A or B, and providing data from either the A or B latches to
the output bus. Organized as 8-bit A and B latches, the latch outputs
are connected by pairs to eight 2-input multiplexers. A Select
(SELECT A/B) input determines whether the A or B latch contents
are multiplexed to the eight 3-State outputs. Data entered from the B
inputs are selected when SELECT A/B is Low; data from the A
inputs are selected when SELECT A/B is High. Data enters the
latches when the Latch Enable (LE) input is Low and is latched on
the LE rising edge. The outputs are enabled when LE is High and
disabled when LE is Low.
A2
B2
A3
B3
Q3
Q2
Q1
GND
SF01115
TYPE
74F604
TYPICAL
PROPAGATION
DELAY
7.5ns
TYPICAL SUPPLY CURRENT
(TOTAL)
75mA
ORDERING INFORMATION
DESCRIPTION
28-pin plastic DIP
28-pin plastic SOL
COMMERCIAL RANGE
V
CC
= 5V
鹵10%,
T
amb
= 0擄C to +70擄C
N74F604N
N74F604D
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
A0鈥揂7, B0鈥揃7
SELECT A/B
LE
Q0鈥換7
Data inputs
Select input
Latch Enable input (active Low)
Data outputs
DESCRIPTION
74F (U.L.)
HIGH/LOW
1.0/0.033
1.0/0.033
1.0/0.033
150/40
LOAD VALUE
HIGH/LOW
20碌A(chǔ)/20碌A(chǔ)
20碌A(chǔ)/20碌A(chǔ)
20碌A(chǔ)/20碌A(chǔ)
3mA/24mA
NOTE:
One (1.0) FAST unit load is defined as: 20碌A(chǔ) in the High state and 0.6mA in the Low state.
1990 Mar 01
1
853鈥?029 98991