鈥?/div>
74F385 is designed for use with serial multipliers in implementing
digital filters and butterfly networks in fast Fourier transforms
PIN CONFIGURATION
CP 1
F0 2
S0 3
B0 4
A0 5
A1 6
20 V
CC
19 F3
18 S3
17 B3
16 A3
15 A2
14 B2
13 S2
12 F2
11 MR
DESCRIPTION
The 74F385 contains four independent adder/subtractor elements
with common Clock and Master Reset. Each adder/subtractor
contains a sum flop-flop and a carry flip-flop for synchronous
operations. Flip-flop state changes occur on the rising edge of the
Clock Pulse (CP) input signal. The Select (S) input should be Low
for the Add (A plus B) mode and High for the Subtract (A minus B)
mode. A Low signal on the asynchronous Master Reset (MR) input
clears the sum flip-flop and resets the Carry flip-flop to zero in the
Add mode or presets it to one in the Subtract mode.
B1 7
S1
8
F1 9
GND 10
SF00928
TYPE
74F385
TYPICAL f
MAX
140 MHz
TYPICAL SUPPLY
CURRENT (TOTAL)
55mA
ORDERING INFORMATION
DESCRIPTION
20-pin plastic DIP
20-pin plastic SO
COMMERCIAL RANGE
V
CC
= 5V
鹵10%,
T
amb
= 0擄C to +70擄C
N74F385N
N74F385D
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
A0 鈥?A3
B0 鈥?B3
S0 鈥?S3
CP
MR
A operand inputs
B operand inputs
Function select inputs
Clock pulse input (active rising edge)
Asynchronous Master Reset input (active Low)
DESCRIPTION
74F (U.L.)
HIGH/LOW
1.0/1.0
1.0/1.0
1.0/1.0
1.0/1.0
1.0/1.0
50/33
LOAD VALUE
HIGH/LOW
20碌A(chǔ)/0.6mA
20碌A(chǔ)/0.6mA
20碌A(chǔ)/0.6mA
20碌A(chǔ)/0.6mA
20碌A(chǔ)/0.6mA
1.0mA/20mA
F0鈥揊3
Sum or difference outputs
NOTE:
One (1.0) FAST unit load is defined as: 20碌A(chǔ) in the High state and 0.6mA in the Low state.
1989 Sep 20
1
853鈥?868 97678