音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MX98726 Datasheet

  • MX98726

  • SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER WITH uP INTERFAC...

  • 287.15KB

  • 55頁

  • MCNIX

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

ADVANCED INFORMATION
MX98726
SINGLE CHIP 10/100 FAST ETHERNET
CONTROLLER WITH uP INTERFACE
1.0 Features
鈥?Direct interface to 80188/186 up to 40Mhz.
鈥?Integrated 10/100 TP tranceiver on chip to reduce
overall cost
鈥?Fully comply to IEEE 802.3u spec.
鈥?Best fit in network printer and hub/switch manage-
ment application
鈥?A local DMA channel between on-chip FIFOs and
packet memory
鈥?Shared memory architecture allow host and
MX98726 to use only one single SRAM
鈥?Host DMA can share packet memory with local DMA
with simple hand shake protocol for x188/186 type of
processor
鈥?Support bus size configuration:
- CPU : 8 bits, SRAM: 8 bits
- CPU : 16 bits, SRAM: 8/16 bits
鈥?Flexible packet buffer partition and addressing space
for 32k, 64k up to 512 bytes
鈥?NWAY autonegociation function to automatically set
up network speed and protocol
鈥?3 loop back modes for system level diagnostics
鈥?Rich on-chip register set to support a wide variety of
network management functions
鈥?Support 64 bits hash table for multicast addressing
鈥?Support software EEPROM interface for easy up-
grade of EEPROM content
鈥?Support 1K bits and 4K bits EEPROM interface
鈥?5V CMOS in 128 PQFP package for minimum board
size application
1.1 Introduction
MX98726 ( Generic MAC , or GMAC ) is a cost effective
solution as a generic single chip 10/100 Fast Ethernet
controller. It is designed to directly interface 80188, 80186
( host ) without glue logic. Two types of memory sharing
schemes are supported, i.e. interleaved and shared mode
to support a variety of applications. Single chip solution
will help reduce system cost not only on the compo-
nents but also the board size. Full NWAY function with
10/100 tranceiver will ease the field installation, simply
plug the chip in and it will connect itself with the best
protocol available.
The interleaved mode allow uP to access SRAM (
packet/host buffer ) through MX98726's local DMA chan-
nel. This way, no extra SRAM interface logic is needed
on the host side. If high performance is desired, then
shared memory mode is another alternative which allow
host to access SRAM on its own by denying SRAM bus
grant to MX98726 using simple hand shake protocol.
Without SRAM bus grant, MX98726 will float its inter-
face connected to the SRAM, therefore host can utilize
its own memory subsystem to conduct its own SRAM
access.
A intelligent built-in SRAM bus arbitor will manage all
the SRAM access requests from host, on-chip transmit
channel and on-chip receive channel. The throughput
of these network channels and MX98726's DMA burst
length can be easily adjusted by option bits on the chip.
These options can help system developers to "fine tune"
a best cost/performance ratio.
MX98726 is also equipped with fast back-to-back trans-
mit capability which allow software to "fire" as many
transmit packets as needed in a single command. Re-
ceive FIFO also allow back-to-back reception. Optional
EEPROM can be used to stored network network ad-
dress and other information. In case cost is really a con-
cern, most configuration options including network ad-
dress can be programmed through uP.
P/N:PM0555
MACRONIX INTERNATIONAL CO., LTD. reserves the rignt to change product and specifications without notice.
REV. 0.9.8, FEB. 14, 2000
1

MX98726相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！