音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MX98715AEC-D Datasheet

  • MX98715AEC-D

  • SINGLE CHIP FAST ETHERNET NIC CONTROLLER

  • 255.37KB

  • 40頁

  • MCNIX

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ADVANCED INFORMATION
MX98715AEC-D
SINGLE CHIP FAST ETHERNET NIC CONTROLLER
1. FEATURES
鈥?A single chip solution integrates 100/10 Base-T fast
Ethernet MAC, PHY and PMD
鈥?Microsoft PC97, 98, 99 and Novell 4.11/5.0 certified.
鈥?Support DMI 2.0 management.
鈥?Support Intel PXE remote boot device.
鈥?Fully comply to IEEE 802.3u specification
鈥?Operates over 100 meters of STP and cat 5 UTP cable
鈥?Fully comply to PCI spec. 2.1 up to 33MHz
鈥?Fully comply to Advanced Configuration and Power
Interface (ACPI) Rev 1.1
鈥?Fully comply to PCI Bus Power Management Inter-
face spec. Rev 1.1
鈥?Support full and half duplex operations in both 100
Base-TX and 10 Base-T mode
鈥?Supports 3 kinds of wake up events defined in Net-
work Device Class Power Management Spec 1.0.
Including:
- Magic Packet
- Link Change (link-on)
- Wake Up Frames
鈥?Supports IEEE802.3x Frame Based Flow Control
scheme in full duplex mode.
鈥?Supports early interrupt on both transmit and receive
operations. 鈥?100/10 Base-T NWAY auto-negotiation
function
鈥?Large on-chip FIFOs for both transmit and receive
operations without external local memory
鈥?Bus master architecture with linked host buffers deliv-
ers the most optimized performance
鈥?32-bit bus master DMA channel provides ultra low
CPU utilization suitable for server and windows appli-
cations.
鈥?Proprietary Adaptive Network Throughput Control
(ANTC) technology to optimize data integrity and
throughput
鈥?Support up to 64K bytes boot ROM interface
鈥?Three levels of loopback diagnositic capability
鈥?Support a variety of flexible address filtering modes
with 16 CAM addresses and 128 bits hash
鈥?MicroWire interface to EEPROM for customer's IDs
and configuration data
鈥?Single +5V power supply, CMOS technology, 128-pin
PQFP package.
( Magic packet technology is a trademark of advanced Micro De-
vice Corp. )
2. GENERAL DESCRIPTIONS
The MX98715AEC-D controller is an IEEE802.3u com-
pliant single chip 32-bit full duplex, 10/100Mbps highly
integrated Fast Ethernet combo solution, designed to
address high performance local area networking (LAN)
system application requirements.
MX98715AEC-D's PCI bus master architecture delivers
the optimized performance for future high speed and pow-
erful processor technologies. In other words, the
MX98715AEC-D not only keeps CPU utilization low while
maximizing data throughput, but it also optimizes the
PCI bandwidth providing the highest PCI bandwidth uti-
lization. To further reduce maintenance costs the
MX98715AEC-D uses drivers that are backward com-
patible with the original MXIC MX98715 series control-
lers.
The MX98715AEC-D contains a PCI local bus glueless
interface, a Direct Memory Access (DMA) buffer man-
agement unit, an IEEE802.3u-compliant Media Access
Controller (MAC), large Transmit and Receive FIFOs, and
an on-chip 10 Base-T and 100 Base-TX transceiver sim-
plifying system design and improving high speed signal
quality. Full-duplex operation are supported in both 10
Base-T and 100 Base-TX modes that increases the
controller's operating bandwidth up to 200Mbps.
Equipped with intelligent IEEE802.3u-compliant auto-
negotiation, the MX98715AEC-D-based adapter allows
a single RJ-45 connector to link with the other
IEEE802.3u-compliant device without re-configuration.
P/N:PM0719
REV. 0.1 ,FEB. 05, 2001
1

MX98715AEC-D相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！