音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MX9691L Datasheet

  • MX9691L

  • SINGLE CHIP SOLID STATE DISK CONTROLLER

  • 41頁

  • MCNIX

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

MX9691L
SINGLE CHIP SOLID STATE DISK CONTROLLER
1. FEATURE
Host Interface
鈥?PCMCIA 2.1 and PC Card ATA standard compatible.
- Memory mapped or I/O operation.
鈥?Compatible with all PC Card Services and Socket
Service.
鈥?Fast ATA host-to-buffer burst transfer rates up to
20MB/sec. which support PIO mode 4(16.6MB/sec)
and DMA mode 2(16.6MB/sec).
鈥?Automatic sensing of PCMCIA or True IDE host inter
face.
鈥?Integrated PCMCIA attribute memory of 256 bytes
(CIS)
- CIS and Buffer RAM use same SRAM area to
simplify internal bus design
鈥?PCMCIA card configuration register support.
鈥?Polarity control for Host reset signal.
鈥?PCMCIA twin card support.
鈥?PCMCIA based ATA address decode support.
鈥?Emulate the IBM task file for PC/AT.
鈥?Separate status for Host reset signal and Host program
reset.
鈥?Separate Host and Disk interrupt pins.
Flash Memory Interface
鈥?Support all the control signals to execute read/ write/
erase operation for flash memory.
鈥?Flexible Disk Capacity Configuration for series type or
linear type flash memory
- Upto 32MB(unformatted) capacity for 16 pcs. 16Mbit
linear type flash memory.
- Upto 1GB(unformatted) capacity for 32 pcs. 256Mbit
series type flash memory.
鈥?Flash Memory Power Down or write protect control
support.
鈥?Flash Memory Ready/Busy status detect.
鈥?Inverted data bus control to reduce flash memory
program/erase operation in DOS FAT and ECC code
field.
鈥?Optional store firmware in flash memory array w/o
external ROM while MXIC's MX29F1610(linear type)
used.
- Allow code fetch in Shadow ROM during flash
memory program or erase.
Buffer RAM Manager
鈥?Dual port circular Buffer RAM control
鈥?1KB data Buffer RAM.
鈥?Automatically correct error data in Buffer RAM.
- Single word error correct and double word detect.
鈥?Provide logic to speed up Buffer RAM access.
鈥?Support 8 bit as well as 16 bit transfer on host bus.
DSP core
鈥?High performance MX93011 DSP (21Mips) core.
鈥?4KB Internal RAM(direct access).
鈥?2KB Internal expansion RAM(indirect access) for store
data or shadow ROM space.
鈥?ICE debugging mode supported to ease system
verification.
鈥?Lower power and automatic power saving operation.
- Automatic Standby Mode. (Operating Current < 10mA,
VCC=5.5V), wake-up by interrupt signal.
- Very Low Operating Current Sleep Mode.
(<1mA,VCC=5.5V), wake-up by Host reset signal or
Host program reset or ATA command asserted by host.
Technology
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
128 pin LQFP(14X14X1.4 mm
3
)
128 pin TQFP(14X14X1.0 mm
3
)
0.6um Low-power, High-speed CMOS technology.
5Volt
鹵
10% or 3.3Volt
鹵
5%.
Utility Support
鈥?Provide integrated test environment with 82365SL-
compatible adaptor.
鈥?Firmware upload from host and allows easy upgrade for
custom feature.
鈥?Physical devices test cover basic PCB test after
assembly and more detial analysis.
鈥?Logical sector test cover SSD functionality and data
transfer test.
P/N:PM0546
REV. 1.1, JUL. 02, 1999
1

MX9691L相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！