鈥?/div>
GENERAL DESCRIPTION
The MTV24C08/24LC08 is a low cost, non-volatile, 4096-bit serial EEPROM with enhanced security device
and conforms to all specifications in I
2
C 2 wire protocol. The whole memory can be disabled (Write
Protected) by connecting the WP pin to Vcc. This section of memory then becomes unalterable unless WP
is switched to Vss. It is enhanced with security function. Every word of the memory has a programmable
security bit to permit whether it can be altered or not. The MTV24C08/24LC08's communication protocol
uses CLOCK(SCL) and DATA I/O(SDA) lines to synchronously clock data between the master (for example
a microcomputer)and the slave EEPROM devices(s) .In addition, the bus structure allows for a maximum of
16K of EEPROM memory. This supports the family in 2K, 4K, 8K, 16K devices, allowing the user to
configure the memory as the application requires with any combination of EEPROMs (not to exceed 16K).
MTV EEPROMs are designed and tested for application requiring high endurance, high reliability, and low
power consumption.
This datasheet contains new product information. Analog Technology reserves the rights to modify the product specification without notice.
No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.
MTV24C08/24LC08 Revision.1.0 11/03/1999
1/15